Recent Searches

You haven't searched anything yet.

108 Digital Design Engineer (Staff) Jobs in Santa Clara, CA

SET JOB ALERT
Details...
Astera Labs
Santa Clara, CA | Full Time
$170k-192k (estimate)
1 Week Ago
Astera Labs
Santa Clara, CA | Full Time
$215k-238k (estimate)
3 Days Ago
OMNIVISION
Santa Clara, CA | Full Time
$125k-144k (estimate)
2 Days Ago
Qualcomm Technologies, Inc.
Santa Clara, CA | Full Time
$126k-148k (estimate)
2 Weeks Ago
OMNIVISION
Santa Clara, CA | Full Time
$141k-161k (estimate)
6 Months Ago
Marvell Semiconductor, Inc.
Santa Clara, CA | Full Time
$158k-180k (estimate)
1 Week Ago
Apple
Apple
Santa Clara, CA | Full Time
$196k-224k (estimate)
0 Months Ago
Apple
Apple
Santa Clara, CA | Full Time
$149k-181k (estimate)
6 Months Ago
Apple
Apple
Santa Clara, CA | Full Time
$132k-162k (estimate)
9 Months Ago
Anatomage
Santa Clara, CA | Full Time
$91k-110k (estimate)
4 Months Ago
OMNIVISION
Santa Clara, CA | Full Time
$119k-141k (estimate)
3 Days Ago
Advanced Micro Devices, Inc.
Santa Clara, CA | Full Time
$132k-170k (estimate)
3 Days Ago
Infobahn Softworld Corp.
Santa Clara, CA | Full Time
$170k-193k (estimate)
3 Weeks Ago
Picarro
Santa Clara, CA | Full Time
$146k-177k (estimate)
3 Weeks Ago
Apple
Apple
Santa Clara, CA | Full Time
$85k-108k (estimate)
4 Weeks Ago
Marvell Semiconductor, Inc.
Santa Clara, CA | Full Time
$114k-140k (estimate)
2 Months Ago
Future Mobility Corp. Ltd.
Santa Clara, CA | Full Time
$125k-143k (estimate)
2 Months Ago
www.rekruiter.in
Santa Clara, CA | Full Time
$219k-243k (estimate)
2 Months Ago
US Tech Solutions
Santa Clara, CA | Full Time | Contractor | Temporary
$137k-162k (estimate)
2 Months Ago
Cirtec Medical
Santa Clara, CA | Full Time
$142k-172k (estimate)
2 Months Ago
Marvell Semiconductor, Inc.
Santa Clara, CA | Full Time
$105k-130k (estimate)
2 Months Ago
Qcells
Santa Clara, CA | Full Time
$84k-104k (estimate)
3 Months Ago
Celestial AI
Santa Clara, CA | Full Time
$107k-133k (estimate)
4 Months Ago
Keysight Technologies
Santa Clara, CA | Other
$105k-134k (estimate)
5 Months Ago
Redolent
Santa Clara, CA | Full Time
$156k-179k (estimate)
5 Months Ago
OMNIVISION
Santa Clara, CA | Full Time
$113k-141k (estimate)
6 Months Ago
OMNIVISION
Santa Clara, CA | Full Time
$111k-135k (estimate)
6 Months Ago
Digital Design Engineer (Staff)
$126k-148k (estimate)
Full Time | Durable Manufacturing 2 Weeks Ago
Save

Qualcomm Technologies, Inc. is Hiring a Digital Design Engineer (Staff) Near Santa Clara, CA

Job Details

Company:Qualcomm Atheros, Inc.
Job Area:Engineering Group, Engineering Group > ASICS Engineering
General Summary:
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
Working with the WiFi algorithm and systems team to design and test advanced WiFi functionalities such as OFDM and OFDMA modulators and demodulators, transmit beamforming, timing and synchronization, RF impairment correction, adaptive filters
Working with the algorithms/systems/modeling team to obtain a fixed-point/finite-precision C/C model that is realizable in optimized ASIC hardware
Converting the finite-precision models into ASIC hardware using Verilog and SystemVerilog as the primary hardware description language that meet the area and power targets
Working with the verification engineers to develop unit-level and integrated-level test-benches
Debugging the designs in stand-alone and integrated with the system
Synthesis and gate-level timing tasks related to the designed module and assist with verification and timing of the entire chip
Design quality check such as lint, CDC and low power rule checks
RTL-level and gate-level vector-based power analysis
Minimum Qualifications:
Bachelor's degree in Science, Engineering, or related field and 4 years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 3 years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 2 years of ASIC design, verification, validation, integration, or related work experience.
Preferred Qualifications:
Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
6 years of ASIC design, verification, validation, integration, or related work experience.
2 years of experience with architecture and design tools.
2 years of experience with scripting tools and programming languages.
2 years of experience with design verification methods.
1 year of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).
Principal Duties & Responsibilities:
Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
Creates advanced architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.
Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages.
Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects.
Level of Responsibility:
Works independently with minimal supervision.
Provides supervision/guidance to other team members.
Decision-making is significant in nature and affects work beyond immediate work group.
Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.
Although this role has some expected minor physical activity, this should not deter otherwise qualified applicants from applying. If you are an individual with a physical or mental disability and need an accommodation during the application/hiring process, please call Qualcomm's toll-free number found for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities as part of our ongoing efforts to create an accessible workplace.
Qualcomm is an equal opportunity employer and supports workforce diversity.
To all Staffing and Recruiting Agencies:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range:
$143,000.00 - $215,000.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer!
If you would like more information about this role, please contact .

Job Summary

JOB TYPE

Full Time

INDUSTRY

Durable Manufacturing

SALARY

$126k-148k (estimate)

POST DATE

04/21/2024

EXPIRATION DATE

06/20/2024

HEADQUARTERS

CHEEKTOWAGA, NY

SIZE

100 - 200

FOUNDED

2012

CEO

STEVEN M MOLLENKOPF

REVENUE

$10M - $50M

INDUSTRY

Durable Manufacturing

Show more

Qualcomm Technologies, Inc.
Full Time
$130k-153k (estimate)
Just Posted
Qualcomm Technologies, Inc.
Full Time
$113k-136k (estimate)
2 Days Ago

The job skills required for Digital Design Engineer (Staff) include Digital Design, Futures, Leadership, Problem Solving, Analysis, Planning, etc. Having related job skills and expertise will give you an advantage when applying to be a Digital Design Engineer (Staff). That makes you unique and can impact how much salary you can get paid. Below are job openings related to skills required by Digital Design Engineer (Staff). Select any job title you are interested in and start to search job requirements.

For the skill of  Digital Design
AnySignal
Full Time
$82k-101k (estimate)
4 Days Ago
For the skill of  Futures
Department of Rehabilitation
Full Time
$56k-74k (estimate)
Just Posted
For the skill of  Leadership
College Assistance Plus
Remote | Contractor
$273k-413k (estimate)
Just Posted
Show more

The following is the career advancement route for Digital Design Engineer (Staff) positions, which can be used as a reference in future career path planning. As a Digital Design Engineer (Staff), it can be promoted into senior positions as an Airport Engineer that are expected to handle more key tasks, people in this role will get a higher salary paid than an ordinary Digital Design Engineer (Staff). You can explore the career advancement for a Digital Design Engineer (Staff) below and select your interested title to get hiring information.

Astera Labs
Full Time
$228k-253k (estimate)
4 Months Ago
OMNIVISION
Full Time
$141k-161k (estimate)
6 Months Ago