Recent Searches

You haven't searched anything yet.

7 Director of Digital Design Engineer Jobs in Santa Clara, CA

SET JOB ALERT
Details...
Astera Labs
Santa Clara, CA | Full Time
$207k-233k (estimate)
4 Months Ago
Qualcomm Technologies, Inc.
Santa Clara, CA | Full Time
$126k-148k (estimate)
1 Month Ago
Astera Labs
Santa Clara, CA | Full Time
$228k-253k (estimate)
4 Months Ago
OMNIVISION
Santa Clara, CA | Full Time
$141k-161k (estimate)
6 Months Ago
Marvell Semiconductor, Inc.
Santa Clara, CA | Full Time
$158k-180k (estimate)
3 Weeks Ago
Astera Labs
Santa Clara, CA | Full Time
$207k-231k (estimate)
3 Months Ago
Apple
Apple
Santa Clara, CA | Full Time
$196k-224k (estimate)
0 Months Ago
Director of Digital Design Engineer
Astera Labs Santa Clara, CA
$207k-233k (estimate)
Full Time 4 Months Ago
Save

Astera Labs is Hiring a Director of Digital Design Engineer Near Santa Clara, CA

Job Description

We are looking for a hands-on Senior Digital Design Engineering Manager to drive high-speed connectivity solutions. You will build and lead a team that will deliver micro-architecture and implementation of the front-end digital design, including RTL, synthesis, IP integration, and block-level verification for high performance ASICs. The candidate must have good knowledge of communication/interface protocols such as CXL/PCIE (Gen-3 and above) or Ethernet. 

Basic qualifications:

  • Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred.
  • 15 years’ experience supporting or developing complex SoC/silicon products for Server, Storage, and/or Networking applications.
  • 10 years’ experience managing a team of RTL design engineers.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, plan and prepare for customer meetings in advance, and work with minimal guidance and supervision.
  • Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
  • Authorized to work in US and start immediately.

Required experience:

  • Hands-on, thorough knowledge of high-speed protocols like CXL/PCIe or Ethernet.
  • Proven front end design expertise – architecture, RTL, simulations, synthesis, timing closure, GLS, DFT etc.
  • Experience with Cadence and/or Synopsys digital design tools/flows
  • Experience with scripting and automation, with a strong methodology background.
  • Good knowledge of design for test (DFT), stuck-at and transition scan test insertion
  • Familiarity with UVM based design verification
  • Silicon bring-up and debug expertise
  • Small-geometry CMOS (≤28nm) design

Preferred experience:

  • Scripting with Python or other equivalent programming languages.
  • Development/support for PCIe or Ethernet Switch products.

The base salary range is USD 192,000.00 USD – USD 260,000.00. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

Job Summary

JOB TYPE

Full Time

SALARY

$207k-233k (estimate)

POST DATE

01/13/2024

EXPIRATION DATE

07/10/2024

Astera Labs
Full Time
$70k-94k (estimate)
Just Posted
Astera Labs
Full Time
$101k-129k (estimate)
2 Weeks Ago
Astera Labs
Full Time
$115k-146k (estimate)
2 Weeks Ago