Recent Searches

You haven't searched anything yet.

14 RTL Design Engineer Jobs in Melbourne, FL

SET JOB ALERT
Details...
TSS Solutions
Melbourne, FL | Full Time
$107k-124k (estimate)
1 Day Ago
Apple
Apple
Melbourne, FL | Full Time
$99k-115k (estimate)
7 Days Ago
TSS Solutions
Melbourne, FL | Full Time
$99k-116k (estimate)
0 Months Ago
Azure Summit Technology
Melbourne, FL | Full Time
$77k-90k (estimate)
2 Weeks Ago
Azure Summit Technology
Melbourne, FL | Full Time
$76k-89k (estimate)
3 Months Ago
Apple
Apple
Melbourne, FL | Full Time
$126k-144k (estimate)
11 Months Ago
Apple
Apple
Melbourne, FL | Full Time
$113k-129k (estimate)
11 Months Ago
Actalent
Melbourne, FL | Other
$67k-83k (estimate)
4 Months Ago
Apple
Apple
Melbourne, FL | Full Time
$95k-116k (estimate)
2 Months Ago
Azure Summit Technology
Melbourne, FL | Full Time
$105k-122k (estimate)
1 Month Ago
Azure Summit Technology
Melbourne, FL | Full Time
$81k-101k (estimate)
1 Month Ago
Triunity Software
Melbourne, FL | Full Time
$96k-113k (estimate)
4 Days Ago
Vastika
Melbourne, FL | Full Time
$96k-113k (estimate)
5 Days Ago
RTL Design Engineer
Apple
Apple Melbourne, FL
Apply
$99k-115k (estimate)
Full Time 7 Days Ago
Save

Apple is Hiring a RTL Design Engineer Near Melbourne, FL

Summary
Posted: Dec 19, 2022
Weekly Hours: 40
Role Number: 200451407
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking RTL Design Engineer. As a member of our multifaceted group, you will have the rare and phenomenal opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day. Specify, design, and give in the verification and lab bring-up of sophisticated mixed-signal circuits (digital side).
Key Qualifications
  • Deep knowledge of mixed signal concepts
  • Deep knowledge of RTL design fundamentals
  • Deep knowledge of Verilog and System-Verilog
  • Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers)
  • Solid understanding of synthesis, static timing, DFT is a huge plus
  • Deep knowledge of System-Verilog assertions, checkers, and other design verification techniques
  • Confirmed experience in scripting languages. Perl and Python
  • Good understanding of Algorithm developments
  • Strong communication and presentation skills
  • SERDES knowledge is a plus
Description
In this job you will be responsible for specifying and/or micro-architecting digital blocks in sophisticated mixed-signal circuits. You will be also responsible for RTL coding of blocks specified by you or others. You will participate in the design verification and bring-up of such blocks by writing significant assertions, debugging code, and otherwise interacting with the design verification team. You get to participate in the lab bring-up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, etc.
Education & Experience
BS degree in technical discipline with minimum 10 years of relevant experience.
Additional Requirements
Additional Requirements

Job Summary

JOB TYPE

Full Time

SALARY

$99k-115k (estimate)

POST DATE

04/23/2024

EXPIRATION DATE

05/08/2024

WEBSITE

applegroup.com

HEADQUARTERS

JONESBORO, AR

SIZE

25 - 50

FOUNDED

1993

TYPE

Private

CEO

MARY MARGARET SCHOLTENS

REVENUE

<$5M

INDUSTRY

Retail

Related Companies
About Apple

Apple Group provides embroidery and screen printing.

Show more

Apple
Temporary
$69k-90k (estimate)
Just Posted
Apple
Temporary
$69k-90k (estimate)
Just Posted
Apple
Full Time
$31k-42k (estimate)
Just Posted