Please Note:

1. If you are a first time user, please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Position Summary:

This position is for an ASIC/Mixed Signal Design Engineer that will be responsible for the design, verification, documentation and support of various types of complex IP.

Position Description:

This ASIC/mixed signal design engineer will be responsible for the design, verification and support of complex IP used in the development of Broadcom's ASIC products. The engineer will need to work independently as was well as part of the larger development team. The engineer will need to be familiar with all aspects of the design flow. This will include, but is not be limited to, design implementation (RTL/Verilog), synthesis, static timing and design audits (LINT, CDC). The engineer will work closely with the other design, verification, modeling and physical design engineers. Experience with memory interfaces and pll designs is a plus.

Design and Verification Responsibilities:

• Design and implement digital/mixed-signal circuits

• Verification of digital/mixed-signal circuits

• Physical synthesis and static timing constraint development and analysis

• Design and physical audits (LINT, CDC)

• Documentation including but not limited to design guides, verification plans, audit reports, design reviews.

Required Skills:

• Familiarity with design concepts and architectures for complex digital and mixed-signal circuits

• Full understanding of digital and mixed-signal design flows, several years of experience preferred.

• Experience with logic synthesis using Synopsys Design Compiler or related tools

• Experience with static timing analysis using Synopsys Primetime or related tools

• Experience with Spyglass or other related audit tools for LINT and CDC

• Experience with developing simple verilog test benches.

• Experience with advanced verification platforms (UVM) a plus.

• Experience with Synopsys, Mentor, or Cadence simulation tools

• Experience with version control systems and methodologies (e.g., branching, tagging)

• Superior writing, grammar, and verbal communication skills

• Excellent analytical/debugging skills

• Willingness to work in highly visible and dynamic environment

• Ability to work independently and with team members local or remote.

Required Education and Experience:

• BS in Computer Engineering or Electrical Engineering and 8 years of related experience or MS Computer Engineering or Electrical Engineering and 6 years of related experience.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $91,200 - $152,000.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.