Recent Searches

You haven't searched anything yet.

3 Principal Digital Design Engineer Jobs in Ontario, CA

SET JOB ALERT
Details...
Marvell Semiconductor, Inc.
Ontario, CA | Full Time
$201k-222k (estimate)
3 Weeks Ago
17 Marvell Semiconductor Canada Inc. (MSCI)
Ontario, CA | Full Time
$201k-222k (estimate)
2 Weeks Ago
Serendipity Recruiting
Ontario, CA | Full Time
$125k-150k (estimate)
4 Days Ago
Principal Digital Design Engineer
$201k-222k (estimate)
Full Time | Semiconductor 3 Weeks Ago
Save

sadSorry! This job is no longer available. Please explore similar jobs listed on the left.

Marvell Semiconductor, Inc. is Hiring a Principal Digital Design Engineer Near Ontario, CA

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your ImpactAbout Marvell
At Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world's leading technology companies for 25 years, we move, store, process and secure the world's data with semiconductor solutions designed for our customers' current needs and future ambitions. Through a process of deep collaboration and transparency, we're ultimately changing the way tomorrow's enterprise, cloud, automotive, and carrier architectures transform-for the better.
The data infrastructure that our customers build has never been more critical to our global economy. It's what's keeping the world connected, businesses running, and information flowing. If you're ready to excel, innovate, and truly enjoy your work, apply now for the position detailed below.
The Opportunity
Optical PHY BU develops cutting-edge optical Ethernet Transceiver ASICs. Current online working and meetings that are through mediums such as Zoom and Webex are all based on cloud services. In order to respond to the dramatically increased demands of cloud-based connection capability, major cloud computing companies urgently demand faster and more secure internet connection components. One critical part of that component includes the optical ethernet transceiver ASICs. As a member of a digital hardware development team, the candidate will be assisting in chip design, verification, supporting back-end teams and timing closure.

What You Can Expect

  • High speed data path RTL implementation using Verilog, synthesis and backend resources
  • Integrate vendor IP and support
  • Well versed with the complete ASIC flow from micro-architecture to customer deployment
  • Post-silicon debug and correlation
  • Specify and implement digital features of a chip.
  • Participate in various aspects of chip design RTL development, synthesis, static timing analysis, formal equivalence, RTL lint, cross clock domain (CDC) analysis and functional verification.
  • Develop ASIC specification and micro-architecture of signal processing and communications algorithms
  • Assist in design automation of various aspects of the CAD EDA flow.
  • Mentorship of junior team members

What We're Looking For

  • Bachelors, Masters or PhD with minimum 8 years of experience (or equivalent) in multi-million gates digital/mixed-signal IC design at 16nm or smaller technology.
  • Experience of entire design cycle from micro-architecture specification definition, verilog coding, synthesis and timing closure to post-silicon debug and support in lab environment.
  • Strong language user in Verilog, System Verilog, Perl, Unix Shell.
  • Experience in both RTL development (block and subsystem level) and gate level verification and debug.
  • Hands on experience with matching DSP block model functionality to RTL's, synthesis, static timing analysis and functional verification
  • Strong design experience in high speed DSP physical layer products
  • Experience with chip bring up and functional validation of the product in the lab
  • Strong system level modeling, debugging and troubleshooting
  • Ability to multi-task and must be flexible and adaptable to a rapidly changing and demanding environment
  • Effective communication and presentation skills
  • Team player

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Job Summary

JOB TYPE

Full Time

INDUSTRY

Semiconductor

SALARY

$201k-222k (estimate)

POST DATE

05/24/2024

EXPIRATION DATE

05/30/2024

HEADQUARTERS

SUNNYVALE, CA

SIZE

<25

FOUNDED

2020

CEO

DOLORES BETANCOURT

REVENUE

<$5M

INDUSTRY

Semiconductor

Show more

The job skills required for Principal Digital Design Engineer include Analysis, Perl, Algorithms, Debugging, Collaboration, Presentation, etc. Having related job skills and expertise will give you an advantage when applying to be a Principal Digital Design Engineer. That makes you unique and can impact how much salary you can get paid. Below are job openings related to skills required by Principal Digital Design Engineer. Select any job title you are interested in and start to search job requirements.

For the skill of  Analysis
California Department of Justice
Full Time
$45k-63k (estimate)
3 Days Ago
For the skill of  Perl
Apple
Full Time
$173k-197k (estimate)
1 Month Ago
For the skill of  Algorithms
Aurora Innovation
Full Time
$142k-175k (estimate)
1 Day Ago
Show more

The following is the career advancement route for Principal Digital Design Engineer positions, which can be used as a reference in future career path planning. As a Principal Digital Design Engineer, it can be promoted into senior positions as a Biomedical Engineering Supervisor I that are expected to handle more key tasks, people in this role will get a higher salary paid than an ordinary Principal Digital Design Engineer. You can explore the career advancement for a Principal Digital Design Engineer below and select your interested title to get hiring information.