You haven't searched anything yet.
Do Something Wonderful!
Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!
Life at Intel
Diversity at Intel
This is a highly cross-functional role to actively manage IFS Shuttle Tape out Logistics and Integration.
As IFS Shuttle Operations manager your responsibilities will include but not limited to:
Design cost-effective TO operations workflows through automation to demonstrate reduced manual touch points in the E2E process:
Customer pre-tape-out deliverables and Foundry readiness, technical communications between Customers and Global Tapeout Operations (data prep, mask build), and delivering on-time wafer build logistics to multiple worldwide FABs.
Responsible for quality and timely execution of highly complex products, continuous improvement projects to enhance quality and efficiency, and ensuring high Customer satisfaction and success.
Establish new business processes that are aimed at improving the turnaround time for the IFS Shuttle program.
As a successful candidate, you must possess:
Proven Leadership skills - The ability to lead and deliver on cross-functional projects.
the ability to solve Complex Technical Problems and contribute to multiple projects at the same time.
This position is not eligible for Intel immigration sponsorship.
You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
Bachelor's in electrical engineering, science or STEM related fields
9 years of related foundry industry experience with over 6 years of experience chip design flow with emphasis on physical design.
6 years of experience in chip physical design automation compute applications.
3 years of management experience with a global team
Preferred Qualifications:
Masters degree or PhD in Electrical Engineering, Materials Science or other relevant engineering or physical science discipline
Minimum 4-5 years of Mask Data Prep, Tapeout, Layout Design Engineering
Knowledge of the Mask Making Process
Other
Semiconductor
$192k-236k (estimate)
12/21/2023
04/23/2024
intel.com
SANTA CLARA, CA
>50,000
1968
Public
PATRICK GELSINGER
>$50B
Semiconductor
Intel is a California based technology company that designs and builds processors, motherboards, electronic disk, storage devices and mobile chips.