Demo

Hardware Verification Engineer

TechDoQuest
Santa Clara, CA Contractor
POSTED ON 4/27/2026
AVAILABLE BEFORE 6/19/2026

Job Description for DFT DV Engineer

The ideal candidate will work with multi-functional global teams to verify IOBIST and JTAG/IJTAG DFT features on our next generation highly complex server processor products. Work in close collaboration with test engineering team to deliver ATE patterns and post silicon bring-up and debug. The ideal candidate will lead verification of high-performance microprocessors. The candidate is able to work with third party IP. You will develop system level and unit level test plans and test benches for verification of high speed D2D interfaces for UCIe hardware. You will write test benches using System Verilog and UVM.

Verify high speed IOBIST interfaces for UCIe test functionality for high performance multi core server class processor.

Create test plans for unit-level and chip-level verification.

Design and implement test benches and verification environments.

Generate test patterns for ATE, debug failures, Yield analysis and evaluate coverage of design. and generate patterns for ATE.

Required Skill:

5 to 8 years of Hardware verification experience

Have experience building agents, scoreboards and transactors from scratch

Good knowledge of high performance microprocessor architecture

Understanding of verification methodology

Required Skills:

4 to 6 years of experience

Experience in Scan insertion with compression for Stuck-At and At-Speed test.

Experience in Scan ATPG (Stuck-At and At-Speed), coverage analysis, simulation and debug

Experience in MBIST insertion, simulation and debug on RTL and gates netlist

Experience in Boundary Scan insertion, simulation and verification.

Hands on knowledge in state-of-the-art EDA tools for DFT, design and verification.(Mentor, Cadence, Synopsys)

Good written and verbal communication skills in English

STA DFT Test mode timing constraint development and analysis is a plus

Knowledge of Verilog HDL and experience with simulators and waveform debugging tools

Experience with ATE silicon debug and utilize scripting with perl/Tcl for efficient handling of ATE data a plus.

Hourly Wage Estimation for Hardware Verification Engineer in Santa Clara, CA
$84.00 to $98.00
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Hardware Verification Engineer?

Sign up to receive alerts about other jobs on the Hardware Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$172,633 - $205,814
Income Estimation: 
$196,382 - $227,465
Income Estimation: 
$112,230 - $133,397
Income Estimation: 
$138,606 - $166,258
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at TechDoQuest

  • TechDoQuest Redmond, WA
  • Overview We are seeking a Contingent Worker to support the sustaining and maintenance of Android Open-Source Project (AOSP) software (and potentially devic... more
  • Just Posted

  • TechDoQuest Redmond, WA
  • We are looking for an early‑career Technical Program Manager (TPM) with a strong Python development background to drive system‑level execution across firmw... more
  • Just Posted

  • TechDoQuest Phoenix, AZ
  • The position is open for both contract and fulltime Job Overview: We are looking for an experienced Teamcenter PLM Architect with strong functional and dev... more
  • 1 Day Ago

  • TechDoQuest Boston, MA
  • As a Senior Solution Engineer you will... ● Partner with enterprise customers to elevate their DevSecOps strategies and ensure they fully leverage the JFro... more
  • 4 Days Ago


Not the job you're looking for? Here are some other Hardware Verification Engineer jobs in the Santa Clara, CA area that may be a better fit.

  • NVIDIA AI Santa Clara, CA
  • Job Requisition ID JR1980212 Job Category Engineering Time Type Full time NVIDIA is looking for a Verification Engineer to join our Emulation division. We ... more
  • 3 Days Ago

  • Baya Systems Santa Clara, CA
  • Job Title: Senior Hardware Verification Engineer Location: Santa Clara, CA About the Role: We are seeking a seasoned Design Verification designer with a st... more
  • 6 Days Ago

AI Assistant is available now!

Feel free to start your new journey!