What are the responsibilities and job description for the ASIC Physical Design Engineer position at SARACA?
Company Description
SARACA is a global engineering R&D services organization serving 25 Fortune 500 clients across industries such as MedTech, Semiconductor, Aerospace, Automotive, and more. With ISO 13485 certification, SARACA specializes in innovative design and development for medical devices, along with expertise in compliance standards such as IEC 62304 and EU MDR. Backed by a talented team of over 400 engineers and management consultants, SARACA delivers exceptional solutions for complex business challenges worldwide. The company fosters an inclusive, innovation-driven work culture, helping customers achieve industry leadership and accelerated growth.
Role Description
This contract-based, remote ASIC Physical Design Engineer position involves comprehensive tasks related to physical design and verification of complex integrated circuits. Responsibilities include implementing netlist-to-GDSII design flow, physical synthesis, place and route, clock tree synthesis, timing closure, and power optimization. The role also encompasses collaboration with cross-functional teams to resolve design challenges, ensuring the quality and functionality of ASIC designs.
Key Responsibilities:
- Develop and enhance ASIC/SOC CAD flows and methodologies
- Work on design construction, signoff, and optimization
- Perform timing closure (SI, OCV), power and IR analysis
- Handle physical verification (DRC, LVS, ERC) and EMIR
- Support block-level and full-chip integration
- Interpret verification reports and resolve layout issues efficiently
- Utilize advanced Synopsys & Cadence tools for robust design
Mandatory Skills:
- Strong programming in Python
- Expertise in Synopsys / Cadence EDA tools & flows
- Proficiency in TCL / Perl scripting
Additional Requirements:
- 8 years in analog/mixed-signal layout design
- Experience with advanced nodes (FinFET technologies)
- Knowledge of SPICE, Verilog, EMIR, DRC/LVS/PEX/ERC
- Strong understanding of ASIC/SOC design methodologies
- Experience in UNIX environments & design automation
📩 Interested candidates, please share your updated resume at:
avnish.kumar@saracasolutions.com
or connect with me here on LinkedIn.
#Hiring #ASIC #EDA #SemiconductorJobs #VLSI #Cadence #Synopsys #Python #ICDesign #SiliconEngineering #SanJoseJobs #IrvineJobs #OpenToWork