Demo

Senior ASIC Design Verification Engineer

Groq
Palo Alto, CA Full Time
POSTED ON 12/27/2025
AVAILABLE BEFORE 3/16/2026
Mission

Groq is a machine learning systems company building easy-to-use solutions for accelerating artificial intelligence workloads. Our work spans hardware, software, and machine learning technology. We are seeking an exceptional Design Verification Engineer who is interested to join our Hardware team. You will work closely with internal interdisciplinary teams to drive key aspects of ASIC verification. This is a dynamic fast-paced environment requiring hands-on involvement. You must be responsive, flexible and able to succeed within an open collaborative peer environment.

Responsibilities & Opportunities In This Role

  • Verify hardware features of Language Process Unit (LPU).
  • Collaborate within the Hardware Team to design and verify features on LPU chips in simulation, emulation and silicon.
  • Develop and implement advanced verification environments and methodologies for complex ASIC designs.
  • Implement and optimize automated verification flows to improve productivity and efficiency.
  • Utilize formal verification techniques to rigorously verify critical design properties and ensure compliance with specifications.
  • Stay updated on the latest trends and advancements in ASIC design verification and incorporate innovative techniques into the verification process.
  • Support silicon bring-up and debug.
  • Be a productivity multiplier. Contribute to identifying and adopting engineering best practices within the verification team and interactions with cross-functional teams at Groq.
  • Innovate. Contribute to developing future verification strategies for validating future accelerator chips and hardware architectures for ML workloads.

Ideal Candidates Have/are

  • Ability to build strong cross-functional team relationships
  • Good written and oral communication skills; strong technical documentation skills
  • Highly self-motivated and directed; self-confidence and self-starter
  • Keen attention to detail
  • Proven analytical and problem-solving abilities
  • Ability to effectively prioritize and execute tasks in a high-pressure environment
  • Experience working in a team-oriented, collaborative environment
  • BS degree in electrical engineering, or related fields, or equivalent practical experience; advance degrees (MS or PhD) is a plus
  • 8 years design verification experience of building testbenches environments and design verification processes

Highly Valued, Not Required

  • Excellent verbal and written communication skills to clearly communicate concepts in written and verbal form to stakeholders.
  • Experience with building block and SOC testbench development
  • Good familiarity with SystemVerilog and UVM
  • Good familiarity with randomly constrained testing methodologies.
  • Good familiarity with power verification strategies and UPF
  • Good familiarity with netlist simulation
  • Good familiarity with formal verification flow and tools
  • Experience in Python and/or Perl scripting
  • Knowledge of ASIC design flow
  • Knowledge of applying machine learning to ASIC verification flow
  • Knowledge of silicon bring-up, debug, and manufacturing ATE support
  • Proven track record of delivering bug-free silicon

Attributes Of a Groqster

  • Humility - Egos are checked at the door
  • Collaborative & Team Savvy - We make up the smartest person in the room, together
  • Growth & Giver Mindset - Learn it all versus know it all, we share knowledge generously
  • Curious & Innovative - Take a creative approach to projects, problems, and design
  • Passion, Grit, & Boldness - no limit thinking, fueling informed risk taking

Compensation: At Groq, a competitive base salary is part of our comprehensive compensation package, which includes equity and benefits. For this role, the base salary range is $170,000 - $200,000, determined by your location, skills, qualifications, experience and internal benchmarks. This range is specific to roles in the United States, compensation for candidates outside the USA will be dependent on the local market.

This position may require access to technology and/or information subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). To comply with these requirements, candidates for this role must meet certain citizenship or residency criteria. Specifically, they must qualify as U.S. Persons for export control purposes (i.e., U.S. citizen, U.S. lawful permanent resident (Green Card holder), or a protected individual under 8 U.S.C.

  • 1324b(a)(3) such as a refugee or asylee), or otherwise be eligible for an applicable export license.

Salary : $170,000 - $200,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Senior ASIC Design Verification Engineer?

Sign up to receive alerts about other jobs on the Senior ASIC Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$150,859 - $181,127
Income Estimation: 
$169,825 - $204,021
Income Estimation: 
$166,631 - $195,636
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$181,083 - $218,117
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Senior ASIC Design Verification Engineer jobs in the Palo Alto, CA area that may be a better fit.

  • Persimmons San Jose, CA
  • Who we are: Persimmons is building the infrastructure that will power the next decade of AI. Founded in 2023 by veteran technologists from the worlds of se... more
  • 2 Months Ago

  • Talently San Jose, CA
  • Job Title: Senior ASIC Design Verification Engineer Location: On Site - San Jose, California, United States Salary: $200,000-$230,000 Skills: ASIC Design V... more
  • 10 Days Ago

AI Assistant is available now!

Feel free to start your new journey!