Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.
CPU Unit Verification Engineer will focus on the Unit/Block level verification for high-performance CPUs. The person coming into this role will help execute the verification strategy and the DV plan.
This role is hybrid, based out of Austin, TX or Santa Clara, CA.
Responsibilities:

• Execute functional and performance verification at the unit testbench level for a from-scratch high performance CPU while working closely with Architecture and RTL team.
• Develop detailed unit level verification plans for load store that includes both architectural (RISCV ISA) and microarchitectural functionality.
• Design and develop reusable unit level testbench components in SV, UVM and C , that include microarchitectural models, monitors, checkers.
• Develop random and directed stimulus that spans pre-silicon, emulation and post-silicon domain.
• Evaluate and integrate open-source toolchains into the DV flow.
• Develop DV environment, tools and infrastructure to enable functional verification for pre-silicon, emulation and post-silicon.
• Work with design, test and post silicon validation teams to ensure high quality delivery of RTL.

Experience & Qualifications:

• BS/MS/PhD in EE/ECE/CE/CS with at least 4 years of experience
• Strong experience with testbench development in SV/UVM as well as scripting languages
• Background and experience with high performance OOO CPU microarchitecture
• Experience working on an x86, ARM or RISCV based CPU.
• Significant experience debugging RTL and DV in a simulation environment.
• Verification methodologies and techniques - Simulation/debug, TB development, stimulus, checking, coverage, infrastructure, tools
• Experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
• Strong problem solving and debug skills across various levels of design hierarchies.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been licensing conditions set by the U.S. government.
Our engineering positions and certain engineering support positions require access to information, systems, or technologies that are subject to U.S. Export Control laws and regulations, please note that citizenship/permanent residency, asylee and refugee information and/or documentation will be required and considered as Tenstorrent moves through the employment process.
If a U.S. export license is required, employment will not begin until a license with acceptable conditions is granted by the U.S. government. If a U.S. export license with acceptable conditions is not granted by the U.S. government, then the offer of employment will be rescinded.