You haven't searched anything yet.
Job title - Failure Analysis Hardware EngineerLocation - San Jose, CA (onsite)
The position involves candidate working in Client's Lab, participation and contribution in all phases of hardware diagnostics development, from design inception through coding and delivery to manufacturing.
Key Skills:
We are not looking for expertise in ASIC - components (FPGA components from board design point of view, not RTL or coding. that's not required. Does not need to have networking background.
Full Time
$131k-156k (estimate)
04/27/2024
06/25/2024
redlinesapp.com
San Francisco Bay, CA
<25