Demo

Power Integrity Engineer

UST
Palo Alto, CA Full Time
POSTED ON 5/1/2025
AVAILABLE BEFORE 5/30/2025
Role Description

Power Integrity Engineer

Lead I - Engineering Design

Who We Are

Born digital, UST transforms lives through the power of technology. We walk alongside our clients and partners, embedding innovation and agility into everything they do. We help them create transformative experiences and human-centered solutions for a better world.

UST is a mission-driven group of 29,000 practical problem solvers and creative thinkers in more than 30 countries. Our entrepreneurial teams are empowered to innovate, act nimbly, and create a lasting and sustainable impact for our clients, their customers, and the communities in which we live.

With us, you’ll create a boundless impact that transforms your career—and the lives of people across the world.

Visit us at UST.com.

You Are

UST is searching for a Power Integrity Engineer who will design the end-to-end power delivery network (PDN) for digital and analog SoC domains, from the voltage regulator to the on-chip decoupling.

The Opportunity

  • Model voltage regulator switching ripple, bandwidth, and transient response and aid in the selection of power stages, controllers, and associated passives.
  • Simulate PCBs and packages in commercial 2.5D electromagnetics simulators to extract N-port models and subsequently, impedance profiles.
  • Perform time domain simulations of supply rails to characterize worst case droops and overshoots.
  • Perform detailed power integrity measurements and characterization using lab equipment, for example, using programmable loads to measure the transient response of the power delivery network.
  • Collaborate with cross-functional teams such as hardware designers, PCB layout engineers, system architects, and power and performance engineers to provide power integrity guidance and support throughout the product development lifecycle.
  • Contribute to power integrity design reviews, providing technical expertise and recommendations to ensure optimal power integrity performance, and adherence to design specifications.
  • Document and communicate analysis results, design guidelines, and recommendations to stakeholders, including design teams, management, and customers.
  • Participate in cross-functional teams to define and influence system-level architecture decisions that impact power integrity, ensuring optimal performance and scalability.

This position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required.

What You Need

  • Master's in Electrical Engineering or relevant field with 6 years of relevant experience, or Bachelor’s degree with 8 years of related experience in power delivery and power integrity analysis for high performance CPUs and compute SoCs.
  • Proficiency in using simulation and analysis tools for power integrity, including PowerSI, PowerDC, H-Spice, and ADS.
  • Experience with DC-DC converter design.
  • Experience with PCB design and layout considerations for power integrity, including layer stack-up assignment, power plane partitioning, capacitor selection and placement, and microvia/PTH design.
  • Strong problem-solving and debugging skills for power integrity-related issues.
  • Excellent communication skills, both verbal and written, to effectively collaborate with cross-functional teams and present findings to stakeholders.
  • Ability to work independently and manage multiple projects simultaneously.
  • Preferred Qualifications
  • Working knowledge of different 2D/2.5D/3D packaging technologies and associated PDN challenges.
  • Familiarity in using lab equipment for signal measurement and characterization, such as oscilloscopes and network analyzers.
  • Proficiency in scripting languages such as SKILL, TCL, Python, or Matlab for automation of design and modeling flows and post-processing results.

Compensation can differ depending on factors including but not limited to the specific office location, role, skill set, education, and level of experience. UST provides a reasonable range of compensation for roles that may be hired in various U.S. markets as set forth below.

Role Location: California

Compensation Range: $74,000-$112,000

Benefits

Full-time, regular employees accrue a minimum of 10 days of paid vacation per year, receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year), 10 paid holidays, and are eligible for paid bereavement leave and jury duty. They are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance, as well as the following Company-paid Employee Only benefits: basic life insurance, accidental death and disability insurance, and short- and long-term disability benefits. Regular employees may purchase additional voluntary short-term disability benefits, and participate in a Health Savings Account (HSA) as well as a Flexible Spending Account (FSA) for healthcare, dependent child care, and/or commuting expenses as allowable under IRS guidelines. Benefits offerings vary in Puerto Rico.

Part-time employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) Retirement Plan with employer matching.

Full-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company’s 401(k) program with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance.

Part-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year).

All US employees who work in a state or locality with more generous paid sick leave benefits than specified here will receive the benefit of those sick leave laws.

What We Believe

We proudly embrace the values that have shaped UST since day one. We build our culture of Humility, Humanity, and Integrity. These values inspire us to nurture a people-first, human centric culture that fosters diversity, prioritizes sustainable solutions, and keeps our people and clients at the forefront of all decisions.

Humility

We will listen, learn, be empathetic and help selflessly in our interactions with everyone.

Humanity

Through business, we will better the lives of those less fortunate than ourselves.

Integrity

We honor our commitments and act with responsibility in all our relationships.

Equal Employment Opportunity Statement

UST is an Equal Opportunity Employer.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, status as a protected veteran, or any other applicable characteristics protected by law. We will consider qualified applicants with arrest or conviction records in accordance with state and local laws and “fair chance” ordinances.

UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.

#UST

#CB

Skills

PCB,PowerSI,ADS

Salary : $74,000 - $112,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Power Integrity Engineer?

Sign up to receive alerts about other jobs on the Power Integrity Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$91,609 - $118,978
Income Estimation: 
$120,933 - $155,034
Income Estimation: 
$114,618 - $136,401
Income Estimation: 
$73,784 - $86,677
Income Estimation: 
$90,372 - $103,622
Income Estimation: 
$61,825 - $80,560
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$77,510 - $95,546
Income Estimation: 
$101,213 - $124,848
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$102,148 - $116,687
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$125,799 - $152,617
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$126,558 - $144,904
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at UST

UST
Hired Organization Address Alpharetta, GA Intern
Role Description Summer Marketing Intern Academic Intern Who We Are Born digital, UST transforms lives through the power...
UST
Hired Organization Address El Segundo, CA Full Time
Role Description Technical Business Analyst Lead I - Data Engineering Who We Are Born digital, UST transforms lives thro...
UST
Hired Organization Address Aliso Viejo, CA Full Time
Role Description Who We Are: Born digital, UST transforms lives through the power of technology. We walk alongside our c...
UST
Hired Organization Address Atlanta, GA Full Time
Role Description L1/L2 Support Lead II - Production Support Who We Are Born digital, UST transforms lives through the po...

Not the job you're looking for? Here are some other Power Integrity Engineer jobs in the Palo Alto, CA area that may be a better fit.

Signal Integrity/Power Integrity Engineer

Advanced Micro Devices, Inc, Santa Clara, CA

Signal and Power Integrity Engineer

Marvell Semiconductor, Inc., Santa Clara, CA

AI Assistant is available now!

Feel free to start your new journey!