Demo

Principal Engineer, PCIe Verification (AI2441)

SiMa.ai
San Jose, CA Full Time
POSTED ON 4/23/2026
AVAILABLE BEFORE 7/24/2026
Description

Job Title: Principal Engineer, PCIe Verification

Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office)

Job ID: AI2441

Description:

The Design Verification (DV) engineer at SiMa is involved in the functional verification of PCIe controller and PCIe-phy at block, sub-system and MLSoC level. Will also be involved in PCIe bring-up and debug on emulator. Generate required PCIe controller and phy initialization (register programming code sequence) for PCIe bring up in Simulation, emulation and on silicon. Work on UCIe interface verification on next generation projects.

Job Description:

As the PCIe Design Verification Engineer, you will

  • Participate in PCIe architecture, micro-architecture, feature discussions and reviews.
  • Define and develop PCIe test bench components using UVM & System Verilog.
  • Bring up and testing of PCIe in block and full-chip test environment.
  • Develop and execute a test plan.
  • Verification execution of PCIe EP/RC functionality and performance measurements.
  • Lead Code coverage reviews and closure. System Verilog Assertion functional coverage development and closure.
  • Manage debug of test and regression failures, as well emulation failures.
  • Work closely with the Architecture, MLSoC Hardware and MLA Software teams.
  • Work with emulation and MLSoC Software team to bring up and debug PCIe.
  • Work in the lab on PCie interface silicon debug with software and systems team as and when needed.

Required Background:

  • BS/MS in EE (Electrical Engineering) or CS (Computer Science) with 12 years of experience in functional verification and silicon bring-up/debug.
  • Very good current working experience of UVM and System Verilog based verification methodology is a must.
  • Working experience on PCIe protocols Gen4/5.
  • Working experience on PCIe bring-up and debug on Silicon is a plus.
  • Past working experience on UCIe protocols is a plus.
  • Proficiency in C/C /Python programming is a plus.
  • Good debug and problem solving skill.

Personal Attributes:

Can-do attitude. Strong team player. Curious, creative and good at solving problems. Execution and results-oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills.

The annual salary for this position ranges from $220,000 - $296,400. The actual annual salary paid for this position will be based on several factors, including but not limited to, skills, prior experiences, qualifications, expertise, work location, total target compensation, training, company needs, and current market demands. The annual salary range for this position is subject to change and may be adjusted in the future.

EEO Employer: SiMa is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Salary : $220,000 - $296,400

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at SiMa.ai

  • SiMa.ai San Jose, CA
  • Description Job Title: MTS, DDR Design Verification Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA of... more
  • 2 Days Ago


Not the job you're looking for? Here are some other Principal Engineer, PCIe Verification (AI2441) jobs in the San Jose, CA area that may be a better fit.

  • InterSources Inc San Jose, CA
  • BS/MS in EE (Electrical Engineering) or CS (Computer Science) with 12 years of experience in functional verification and silicon bring-up/debug. Very good ... more
  • 2 Days Ago

  • Marvell Technology Santa Clara, CA
  • About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cl... more
  • 3 Days Ago

AI Assistant is available now!

Feel free to start your new journey!