Demo

Senior Design Verification Engineer

Mythic
Mythic Salary
Palo Alto, CA Full Time
POSTED ON 12/21/2025
AVAILABLE BEFORE 1/20/2026

We’re hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life.


About Us:

Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to 125 °C, making it ideal for industrial, automotive, aerospace, and defense.


We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.


The salary range for this position is $120,000–$225,000 annually. Actual compensation depends on experience, skills, qualifications, and location.


Design Verification at Mythic:

At Mythic, our Design Verification (DV) team is central to ensuring the correctness and reliability of our novel digital dataflow architecture, which includes a sophisticated scheduling subsystem, high-performance interconnect fabric, and advanced DMA engines that work together with our Analog Compute Engines to accelerate AI workloads. DV engineers collaborate closely with RTL design, architecture modeling, custom analog IP, compiler, emulation, and post-silicon teams to ensure the full system operates as intended.


Because today’s AI workloads are too large and intricate to be fully verified in hardware alone, our team takes creative and rigorous approaches—combining simulation, modeling, and innovative verification strategies—to prove that neural networks will function correctly and efficiently. We welcome engineers at all levels of experience who are eager to tackle challenging verification problems and contribute to the success of our breakthrough AI hardware.

\n


Responsibilities
  • Hands-on system-level and block-level verification.
  • Development of test plans and coverage plans.
  • Testbench development and execution using UVM or other advanced DV methodologies.
  • Creation of verification infrastructure and flows.
  • Leverage architecture models and emulation environments to help verify large AI network functionality on the design.
  • Collaborate with RTL designers and architects to verify subsystems such as scheduling fabrics, interconnects, DMA engines, and memory controllers.


Requirements
  • Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • 8 years of industry experience developing verification testbenches.
  • Knowledge of verification methodologies (UVM or similar).
  • Solid understanding of computer architecture, including datapaths, memory hierarchies, and interconnects.
  • Experience verifying one or more of the following: scheduling subsystems, high-performance interconnects, DMA engines, or memory subsystems.
  • Understanding of Verilog, SystemVerilog, and UVM.
  • Proven track record of first-pass silicon success.
  • Strong communication skills, both written and spoken.


Preferred Qualifications
  • Experience with emulation or FPGA prototyping for large-scale designs.
  • Knowledge of coverage-driven verification and advanced stimulus generation techniques.
  • Exposure to formal verification methods and tools.
  • Familiarity with power-aware and performance-driven verification flows.
  • Prior experience verifying AI, DSP, or other highly parallel architectures.
  • Strong scripting skills (Python or similar) for automation and infrastructure development.


\n

At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.

Salary.com Estimation for Senior Design Verification Engineer in Palo Alto, CA
$135,332 to $162,098
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Senior Design Verification Engineer?

Sign up to receive alerts about other jobs on the Senior Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$110,316 - $137,631
Income Estimation: 
$137,294 - $170,650
Income Estimation: 
$79,473 - $93,666
Income Estimation: 
$90,372 - $103,622
Income Estimation: 
$61,825 - $80,560
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$169,825 - $204,021
Income Estimation: 
$166,631 - $195,636
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$181,083 - $218,117
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Senior Design Verification Engineer jobs in the Palo Alto, CA area that may be a better fit.

  • Mirafra Technologies San Jose, CA
  • Job Requirements are as below: Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded ... more
  • 1 Month Ago

  • Jobot Sunnyvale, CA
  • Want to learn more about this role and Jobot? Click our Jobot logo and follow our LinkedIn page! Job details This Jobot Job is hosted by Holly Leahy Are yo... more
  • 4 Days Ago

AI Assistant is available now!

Feel free to start your new journey!