What are the responsibilities and job description for the Hardware Program Manager-Support position at Mirafra Technologies?
Support TPM in daily execution by managing schedules, onboarding, operations, tracking, and stakeholder coordination to ensure smooth program delivery.
Drive day-to-day operational activities of the program Maintain trackers, SOW, PO, resource allocation, onboarding. Etc
Coordinate onboarding of new contractors/TVCs:
System access (tools, email, VPN, etc.)
Laptop and infrastructure setup
Track onboarding status and ensure readiness from Day 1
Support offboarding activities when required
Manage and coordinate project schedules, calendars, and meetings
Organize and support recurring meetings (weekly reviews, monthly updates, QBRs), including tracking action items and follow-ups.
Communicate updates, risks, and progress clearly and ensure alignment between cross-functional teams and time zones
Basic understanding of Hardware Engineering / VLSI programs is preferred, to effectively support engineering teams and align with program deliverables.
Experience in Program Management / TPM support roles and willing to work onsite at client location in Sunnyvale
Salary.com Estimation for Hardware Program Manager-Support in Sunnyvale, CA
$182,395 to $226,030
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution.
Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right.
Surveys & Data Sets
What is the career path for a Hardware Program Manager-Support?
Sign up to receive alerts about other jobs on the Hardware Program Manager-Support career path by checking the boxes next to the positions that interest you.
Job Description : Experience: 6 to 15 years of experience. Job Requirements are as below: Architect block and full-chip verification environments using HVL...more
Job Description: ◦ Experience with Integration for STA: including Hyperscale and hierarchical analysis with parasitic stitching, IO budgeting, and flat par...more
Experience with Low power design verification, Formal verification and Gate level simulation. Knowledge of standard protocols such as PCIe, USB, MIPI, LPDD...more
ASIC engineers who will be responsible performing SoC level low power implementation working as part of the team. The person will require to validate SoC p...more
We are a leading global software company dedicated to the world of computer aided design, 3D modeling and simulation— helping innovative global manufacture...more
Snap Inc is a technology company. We believe the camera presents the greatest opportunity to improve the way people live and communicate. Snap contributes ...more
