Senior Staff/Staff Power Integrity Engineer

Job Description

MediaTek’s Data Center team is at the forefront of innovation, driving the development of cutting-edge technologies that power the world's most advanced data centers. We are a dynamic group of system architects, packaging technology developers, and SoC design experts dedicated to creating high-performance, efficient, and reliable solutions. Our team collaborates closely to push the boundaries of technology, ensuring optimal performance, power efficiency, and scalability for data center applications. Join our Data Center team and be a part of the technological revolution that is shaping the future of data centers. If you are passionate about innovation and have the expertise to drive strategic technology development, we would love to hear from you. The Senior Power Integrity Engineer is responsible for the design and analysis of Power Delivery Networks (PDNs), encompassing voltage regulators, PCBs, substrates, and silicon dies, to drive strategic technology development for data center SoCs. Key responsibilities include conducting power integrity pathfinding, developing both detailed and reduced-order PDN models, and optimizing PDN performance through comprehensive time-domain and frequency-domain analysis. This role requires proficiency in scripting and design automation, as well as expertise in analytical methods and commercial simulation tools (e.g., 2.5D EM solvers) to extract PCB and package impedance profiles and generate accurate N-port models. Location: San Jose, CA/Austin, TX/Portland, OR

Main Requirements and Qualifications

• M.S. or Ph.D. in Electrical Engineering or a related field.
• 6 years of experience in power delivery and power integrity analysis for high performance SoCs and advance packaging technologies.
• Proficiency in using simulation and analysis tools for power integrity, including PowerSI, PowerDC, H-Spice and ADS
• Experience with PCB design and layout for power integrity, including layer stack-up assignment, power plane partitioning, component selection and placement, as well as micro-via and plated through-hole (PTH) design.
• Proficiency in scripting languages such as Skill, TCL, Python, and Matlab for design automation
• PhD or master’s degree with the research topics related to power management IC design
• Experience with Cadence IC design tools
• Experience with lab tools such as oscilloscopes, multi-meters (DMMs) and e-load
• Device physics, device reliability analysis
• Salary range: $180,000- $270,000. Employee may be eligible for performance bonus, short and long term incentive programs. Actual total compensation will be dependent upon the individual's skills, experience and qualifications. In addition, MediaTek provides a variety of benefits including comprehensive health insurance coverage, life and disability insurance, savings plan, Company paid holidays, Sick Leave, Vacation time, Parental leave, 401K and more.
• MediaTek is an Equal Opportunity Employer that is committed to inclusion and diversity to all, regardless of age, ancestry, color, disability (mental and physical), exercising the right to family care and medical leave, gender, gender expression, gender identity, genetic information, marital status, medical condition, military or veteran status, national origin, political affiliation, race, religious creed, sex (includes pregnancy, childbirth, breastfeeding and related medical conditions), and sexual orientation.