Demo

Packaging Architect

MediaTek
San Jose, CA Full Time
POSTED ON 7/25/2026
AVAILABLE BEFORE 9/8/2026

Job Description

MediaTek is seeking a talented and experienced technical leader with expertise in Packaging Architect, specifically 2.5D/3D/3.5D and STCO. This role involves close collaboration with cross-functional teams, including IP, ASIC Design, Package Design, Signal Integrity, Power Integrity, Thermal, thermomechanical, product engineering, Test, and system team. The goal is to develop advanced packaging architecture and to guide development of innovative packaging solutions for automotive, datacenter/HPC, and computing applications. The ideal candidate will play a key role in identifying the optimal package architecture and key packaging technologies, establishing 3rd party relationships, communicating with partners and addressing challenges in areas such as 2.5D/3D/3.5D and System technology optimization with advanced Si nodes, including but not limited to CoWoS-S/R/L, EMIB/EMIB-T, SoIC, HBM, FCBGA, and HBPOP. The candidate should demonstrate ownership, high standards, strategic thinking, and customer obsession.


Roles and Responsibilities:

  • Identify the optimal package architecture by balancing electrical, thermal, and mechanical performance, meeting project’s timeline.
  • Working closely with internal and external partners on silicon-disaggregation and other chiplet strategies for advanced packages, including emerging-memory chiplet integration
  • Perform a trade-off analysis across silicon layout, die-to-die connectivity options, and package design/technology, evaluating their impact on key product metrics, including performance, cost, manufacturability, power efficiency, and form factor.
  • Identifying critical elements for packaging roadmap, Partner with supply chain engineering experts to define packaging technology and material requirements for substrate fabrication, assembly, and raw material vendors.
  • Stay informed about emerging packaging architectures by engaging with the product team and customers in the data center and high-end compute segments.
  • Continuously monitor the competitive landscape in packaging technologies and solutions.




Main Requirements and Qualifications

  • Extensive hands-on experience (8 years) in advanced semiconductor package architecture, including 2.5D/3D/3.5D, CoWoS-S/R/L, EMIB/EMIB-T, SoIC, HBM, FCBGA, HBPOP, and related technologies.
  • Extensive experience in characterization and design of 2D, 2.5D, & 3D flip-chip & wafer-scale packaging solutions; experience in the areas of power-signal integrity, thermal-mechanical & system engineering domains.
  • Proven track record of bringing up successful packages/ products with high power and high bandwidth applications from inception to product introduction.
  • Extensive experience with high-speed interfaces, including SERDES, PCIe, die-to-die (D2D) interconnects and CPO & CPC, with a strong understanding of their impact on packaging technology choices, such as substrate selection, interconnect architecture, signal integrity, CPO & CPC integration, and thermal considerations.
  • Experience in HBM on package integration, DDR integration, and working knowledge of various memory types.
  • Experience in various EDA & CAD tools.
  • Excellent communication skills.
  • About 10-15% international travel required.



Salary range: $171,000- $272,000

Employee may be eligible for performance bonus, short and long term incentive programs. Actual total compensation will be dependent upon the individual's skills, experience and qualifications. In addition, MediaTek provides a variety of benefits including comprehensive health insurance coverage, life and disability insurance, savings plan, Company paid holidays, Sick Leave, Vacation time, Parental leave, 401K and more.

MediaTek is an Equal Opportunity Employer that is committed to inclusion and diversity to all, regardless of age, ancestry, color, disability (mental and physical), exercising the right to family care and medical leave, gender, gender expression, gender identity, genetic information, marital status, medical condition, military or veteran status, national origin, political affiliation, race, religious creed, sex (includes pregnancy, childbirth, breastfeeding and related medical conditions), and sexual orientation.

Salary : $171,000 - $272,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Packaging Architect?

Sign up to receive alerts about other jobs on the Packaging Architect career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$80,267 - $99,326
Income Estimation: 
$92,357 - $117,598
Income Estimation: 
$89,966 - $112,616
Income Estimation: 
$118,163 - $145,996
Income Estimation: 
$120,777 - $151,022
Income Estimation: 
$129,363 - $167,316
Income Estimation: 
$86,891 - $130,303
Income Estimation: 
$85,859 - $102,536
Income Estimation: 
$110,340 - $133,143
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at MediaTek

  • MediaTek San Diego, CA
  • Job Description As a SoC Performance Architect, you will be a key member of the SoC Performance Architecture team, collaborating with architecture, modelin... more
  • 1 Day Ago

  • MediaTek San Jose, CA
  • Job Description MediaTek’s advanced Memory Design team in San Jose is looking for a high-performance senior memory design engineer to define and design cus... more
  • 1 Day Ago

  • MediaTek San Jose, CA
  • Job Description We're looking for a Chief of Staff / Lead Program Manager to help run our Photonic Systems for AI portfolio. This leader will bring executi... more
  • 1 Day Ago

  • MediaTek San Jose, CA
  • Job Description MediaTek is seeking a talented and experienced technical leader with expertise in advanced packaging technologies, specifically 2.5D/3D. Th... more
  • 2 Days Ago


Not the job you're looking for? Here are some other Packaging Architect jobs in the San Jose, CA area that may be a better fit.

  • Architect Palo Alto, CA
  • About Architect Architect is a frontier AI lab for chip design. We build AI models and tools for on-demand custom ASICs at scale. Our goal is to co-design ... more
  • 25 Days Ago

  • Architect Palo Alto, CA
  • About Architect Architect is a frontier AI lab for chip design. We build AI models and tools for on-demand custom ASICs at scale. Our goal is to co-design ... more
  • 26 Days Ago

AI Assistant is available now!

Feel free to start your new journey!