Demo

CPU Power Optimization Engineer

Intel
Austin, TX Full Time
POSTED ON 4/9/2026
AVAILABLE BEFORE 5/7/2026
Job Details

Job Description:

Do Something Wonderful!

Intel creates world-changing technology that improves the lives of every person on the planet. Join us as we continue to innovate in high‑performance, low‑power CPU design.

Who We Are

Our CPU design organization delivers cutting-edge microprocessors with industry‑leading performance per watt. We build CPUs for desktops, servers, laptops, and emerging product families, consistently pushing IPC and power efficiency forward.

Who You Are

In this role on the Silicon Engineering Group, you will focus on power analysis and low‑power optimization for Intel CPUs. You will partner closely with design and architecture teams to drive solutions that elevate power efficiency and advance our product leadership.

Your Responsibilities Will Include, But Not Limited To

  • Drive power optimization efforts across architecture and RTL
  • Identify opportunities to reduce dynamic and leakage power
  • Propose and guide implementation of low‑power RTL changes
  • Conduct feature‑ and workload‑based power analysis
  • Close gaps between measured and targeted power on CPUs in development
  • Develop and enhance power analysis and optimization methodologies
  • Collaborate with architecture and RTL owners to deliver measurable results
  • Provide recommendations for future CPU power architecture

Qualifications

You must possess the minimum education requirements and minimum required qualifications to be initially considered for this position. Additional preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications And Experience

The candidate must have a Bachelor's degree in electrical/computer engineering, computer science or related field with 4 years of experience. Or a Master's degree in the same fields with 3 years of experience or a PhD in in the same fields with 1 years of experience.

Your Experience Described Above Must Be In The Following

  • Low-power CPU design
  • Dynamic and leakage power estimation and reduction at architecture, RTL, block synthesis, or circuit level
  • RTL design and RTL-level power optimization strategies

Preferred Qualifications

  • Proficiency with industry‑standard power estimation tools
  • Scripting/automation skills
  • Good understanding of CPU architecture and SoC‑level power behavior
  • Experience driving RTL-level power optimization in collaboration with design teams
  • Familiarity with Intel CPU architectures (strong plus)

Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location:

US, Texas, Austin

Additional Locations:

US, Oregon, Hillsboro

Business Group

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $141,910.00 - 200,340.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Salary : $141,910 - $200,340

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a CPU Power Optimization Engineer?

Sign up to receive alerts about other jobs on the CPU Power Optimization Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$125,799 - $152,617
Income Estimation: 
$110,220 - $132,692
Income Estimation: 
$111,195 - $140,107
Income Estimation: 
$126,558 - $144,904
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Intel

  • Intel Hillsboro, OR
  • Job Details Job Description: This role operates at the intersection of architecture, technology, and business strategy, influencing Intel's product roadmap... more
  • 9 Days Ago

  • Intel Hillsboro, OR
  • Job Details Job Description: We are looking for an experienced MSVC Compiler Engineer to contribute to the development of the Microsoft Visual C (MSVC) com... more
  • 9 Days Ago

  • Intel Hillsboro, OR
  • Job Details Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries,... more
  • 9 Days Ago

  • Intel Hillsboro, OR
  • Job Details Job Description: Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fie... more
  • 9 Days Ago


Not the job you're looking for? Here are some other CPU Power Optimization Engineer jobs in the Austin, TX area that may be a better fit.

  • SiFive Austin, TX
  • About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V... more
  • 4 Days Ago

  • CyberCoders Austin, TX
  • Job Title: Sr. CPU Power Analysis (PPA) Engineer Job Location: REMOTE - we have presences in the Bay Area and Austin, TX Compensation: $120K - $260K base D... more
  • 27 Days Ago

AI Assistant is available now!

Feel free to start your new journey!