What are the responsibilities and job description for the Design Engineer position at Creospan Inc.?
Job Title: Design Engineer β ASIC Power Engineer
Location: Sunnyvale, CA (Hybrid)
π§ Key Responsibilities:
- Perform RTL and netlist-level power analysis & optimization
- Support PPA optimization using Fusion Compiler
- Analyze and debug reports from Synthesis, PD, Timing, and Power flows
- Implement low-power methodologies and UPF
- Develop automation scripts for report and data analysis
β Required Skills:
- 2 to 10 years experience in ASIC Power / Low-Power Design
- Hands-on experience with PrimePower / PTPX or Cadence Joules
- Experience with DC, ICC, VCS, Verdi
- Strong scripting skills in Python / Perl / Tcl
- Experience working with UPF and power estimation flows
β Nice to Have:
- Silicon power characterization experience
- IP / SoC-level power profiling exposure
- Data visualization using Excel / MATLAB
π© Please share your updated resume if interested.