Demo

Staff ASIC Design Engineer

celerocommunicationsinc
San Jose, CA Full Time
POSTED ON 8/4/2026
AVAILABLE BEFORE 10/4/2026

Celero Communications, Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure. Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies.

Locations: Irvine, CA (HQ) or San Jose, CA (preferred)

Key Responsibilities
• Design and implement digital circuits using HDL (Verilog/ System Verilog).
• Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis
• Optimize designs for performance, power, and area (PPA) requirements.
• Perform RTL simulation and verification to ensure design functionality.
• Participate in design reviews and provide technical guidance to team members.
• Collaborate with cross-functional teams on system integration and validation.

Qualifications
• Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.
• 5 years of experience in digital design and verification.
• Proficiency in HDLs such as Verilog, or System Verilog.
• Strong understanding of digital design principles and methodologies.
• Familiarity with ASIC design flow, and experience with ASIC design tools.
• Knowledge of low-power design techniques.
• Familiarity with verification methodologies (e.g., UVM, formal verification).
• Excellent problem-solving, strong communication and teamwork skills.

Preferred Skills
• Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.
• Experience with scripting languages (e.g., Python, Tcl).
• Understanding of Optical Communication Standards is a plus.
• Ability to multitask and adapt to a fast-paced, dynamic environment.

Annual Base Salary Range: $150,000 to $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Salary : $150,000 - $250,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Staff ASIC Design Engineer?

Sign up to receive alerts about other jobs on the Staff ASIC Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at celerocommunicationsinc

  • celerocommunicationsinc Irvine, CA
  • About the Role Celero is seeking a hands-on, highly motivated Coherent DSP Applications Engineer to help bring next-generation coherent optical DSP solutio... more
  • 24 Days Ago

  • celerocommunicationsinc Irvine, CA
  • About The Role Celero is seeking an experienced Principal Design Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coher... more
  • 24 Days Ago

  • celerocommunicationsinc Irvine, CA
  • About the job Are you an Analog Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology powering ne... more
  • 1 Month Ago

  • celerocommunicationsinc Irvine, CA
  • About Celero Celero Communications is building the next generation of intelligent optical connectivity for AI infrastructure. Founded in 2024 by industry p... more
  • 1 Month Ago


Not the job you're looking for? Here are some other Staff ASIC Design Engineer jobs in the San Jose, CA area that may be a better fit.

  • Oho Group Ltd Santa Clara, CA
  • We are seeking a Senior SoC Design & Integration Engineer to lead the architecture, design, and implementation of complex SoCs for next-generation compute ... more
  • 29 Days Ago

  • Ayar Labs San Jose, CA
  • Location: San Jose (on-site) Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we ... more
  • 23 Days Ago

AI Assistant is available now!

Feel free to start your new journey!