Demo

Senior/Tech Lead Silicon Validation Engineer

asteralabs
San Jose, CA Full Time
POSTED ON 4/14/2026
AVAILABLE BEFORE 5/14/2026

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description:
At Astera Labs, we are looking for motivated Senior / Tech Lead Post-Silicon Validation Engineers to work on our game-changing portfolio of connectivity products for Artificial Intelligence and Machine Learning applications. In this role you will formulate a comprehensive post-Silicon validation plan, automate the testing of ICs and board products, design experiments to root-cause unexpected behavior, report results and specification compliance, and work with key internal customers to quantify margins and ensure robustness. The mission of this role is to develop and execute electrical validation tests to quantify parametric device performance and margins over all system conditions. The validation team holds customers’ requirements in the highest regard and is solely responsible for certifying a product’s parametric conformance to this high bar.

Basic Qualifications:

  • Strong academic and technical background in Electrical or Computer Engineering. At minimum, a Bachelor’s is required, and a Master’s is preferred.
  • ≥3 years’ experience testing, supporting or developing complex SoC/silicon products and high-speed IO/SerDes electrical interface for Server, Storage, and/or Networking applications.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for internal meetings in advance, and to work with minimal guidance and supervision.
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!
  • Proven track record solving problems independently, preferably as a tech lead.

Required Experience:

  • Experience working on debug and bring-up of complicated SoC’s with high-speed interfaces such as PCIe/802.3x Ethernet.
  • Strong problem-solving skills, ability to solve problems independently.
  • Basic knowledge of key, high-speed design blocks such as PLL’s, CTLE, DFE, Tx EQ, and both NRZ and PAM4 signaling.
  • Strong python scripting and coding ability: knowledge of object-oriented programming and basic dev ops using git for source control and collaboration.
  • Proficiency using high-speed lab equipment such as BERT, Oscilloscope, and VNA

Preferred Experience:

  • Experience in system testing, characterization, margin analysis and optimization of high-speed, multi-gigabit data links over long and short channels
  • Familiarity with PCIe or Ethernet especially Electrical Compliance sections
  • Hands-on experience with signal integrity, especially as it relates to PCIe/Ethernet testing and CEM/NVMe interfaces
  •  Working knowledge of C or C for embedded FW
  •  Familiarity with IEEE 802.3x Ethernet standards and both NRZ and PAM-4 signaling
  •  Working knowledge of common serial data specifications such as I2C, SPI, etc
  •  Knowledge of simulation tools such as MATLAB, Keysight ADS, or PLTS for data analysis and modeling of electrical channel and signal integrity issues

Your base salary will be determined based on your experience and the pay of employees in similar positions. The base salary range is $147,000 USD - $165,000 USD for Senior level, and $175,000 USD - $195,000 USD for Staff level.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ and non-binary people, veterans, parents, and individuals with disabilities.

Salary : $147,000 - $165,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at asteralabs

  • asteralabs San Jose, CA
  • Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosy... more
  • 12 Days Ago

  • asteralabs San Jose, CA
  • Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosy... more
  • 13 Days Ago

  • asteralabs San Jose, CA
  • Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosy... more
  • 15 Days Ago

  • asteralabs San Jose, CA
  • Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosy... more
  • 1 Day Ago


Not the job you're looking for? Here are some other Senior/Tech Lead Silicon Validation Engineer jobs in the San Jose, CA area that may be a better fit.

  • Marvell Technology Santa Clara, CA
  • About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cl... more
  • 11 Days Ago

  • ACL Digital Campbell, CA
  • We’re looking for a highly skilled Post-Silicon Debug Engineer to lead silicon bring-up and failure analysis efforts in a fast-paced, collaborative environ... more
  • 2 Months Ago

AI Assistant is available now!

Feel free to start your new journey!