SOC RTL Integration Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING 

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.  Together, we advance your career.  

THE ROLE:

Building full-chip RTL connectivity models. Integrating RTL components from multiple design teams. Verifying that full chip models match architectural intent. Developing custom tools and methodologies to improve development efficiency and quality

THE PERSON:

We are currently seeking professionals with experience in SOC RTL or Front-End integration, possessing strong expertise in timing constraints development and validation, including proficiency with Fishtail, PrimeTime and SDC development.

If you have a proven track record in developing and validating robust timing solutions for complex chip designs, we invite you to join our team focused on advancing innovative semiconductor technologies. 

The right candidate will focus on full-chip RTL development and integration for next generation FPGA and programmable SoC products. The candidate must be able to work with team members in globally diverse regions. A positive attitude and strong personal desire to "make a difference'. A self-starter who demonstrates an ability to work on own as well within a team. 

KEY RESPONSIBILITIES:

• Develop Full Chip SOC RTL
• Develop timing constraints and validate them
• Write Full Chip Design Specification document
• Work with IP development team to integrate IPs
• Work across architecture, SW and verification teams to assure Full Chip SOC RTL quality
• Run lint and cdc tools and generate timing constraints

PREFERRED EXPERIENCE:

• Strong experience using FPGAs and understanding FPGA architectures in a semi conductor environment 
• Proven experience with timing tools such as primetime and fishtail
• Proven experience with stages in the ASIC design flow including verification methodologies and tools (UVM/OVM, Formal Checks, Lint tools, etc.)
• Knowledge in RTL and behavioral coding, preferably with Verilog and SystemVerilog
• Good waveform debug skills using front end industry standard design tools like VCS, NC Sim, or Verdi
• Knowledge of Unix/Linux environment and scripting languages such as Perl or Python
• Some Experience using Revision Control tools – CVS, Subversion, or Perforce
• Presentation Skills 

 ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in computer engineering/Electrical Engineering 

This role is not eligible for visa sponsorship.

#LI-CJ2

#LI-Hybrid

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.