FPGA Design Engineer

Information Technology Services

Working alongside our many campus partners, ITS fosters a collaborative, future-focused environment that empowers students, faculty, staff, researchers, and the broader community. We are always innovating for what’s next. Through seamless digital experiences and robust security, we build a smarter, stronger, and secure USC for all.

Learn more at About ITS

Search by Keyword

Location When autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.

Radius Select Radius 5 miles 15 miles 25 miles 35 miles 50 miles

FPGA Design Engineer

Arlington, VA

Apply

Current employees apply here

Job ID REQ20182082 Category Information Technology

Helpful Information for Applicants

External Applicants Internal Applicants (Current USC Employees)

USC’s Information Sciences Institute (ISI), a unit of the university’s Viterbi School of Engineering, is a world leader in the research and development of advanced information processing, computing, communications, and artificial intelligence technologies. ISI’s faculty, professional staff, and graduate students conduct extraordinary information sciences research at locations in Arlington, Virginia; Marina del Rey, California; and Waltham, Massachusetts.

The Reconfigurable Computing Group at ISI develops computer architectures and design methods that make specialized hardware more adaptable, efficient, and trustworthy. Recent work combines FPGA prototyping, ASIC design, purpose-built electronic design automation tools, and hardware-software co-design to advance rapidly reconfigurable processing for RF sensing and communications, acceleration of fully homomorphic encryption, and hardware security and assurance. The group builds and evaluates working systems, develops the tools needed to program and verify them, and collaborates across disciplines to move research toward operational use.

We are seeking a highly talented and motivated FPGA Design Engineer interested in researching novel tools and techniques for assuring FPGA hardware. Working alongside senior research staff, the engineer will develop specialized FPGA designs to assess device functionality and state; work directly with FPGA hardware and laboratory instrumentation to measure, validate, and analyze device characteristics; augment commercial EDA tools; and advance open-source EDA software with new assurance capabilities.

This position is based in Arlington, VA. Hybrid work options are available

Job Responsibilities

• Design, implement, and verify specialized FPGA systems and RTL components in VHDL or Verilog to support hardware-assurance research.
• Use FPGA EDA tools to perform synthesis, implementation, timing analysis, timing closure, and device programming.
• Interface directly with FPGA hardware, power supplies, and other test instrumentation to collect measurements, validate behavior, and analyze device functionality and characteristics.
• Develop Python, TCL, and related scripts to automate design flows, testing, data collection, and analysis.
• Extend commercial and open-source EDA tools to implement and evaluate new FPGA-assurance capabilities.
• Collaborate with senior researchers to translate research concepts and project goals into implemented prototypes and independently developed system components.
• Document designs, methods, test results, and technical progress; contribute to sponsor reports, publications, presentations, and meetings with collaborators.
• Review technical implementations, share engineering best practices, and provide guidance or informal mentorship to junior team members as needed.
• Stay current with FPGA architectures, EDA methods, hardware-assurance research, and emerging AI-assisted design approaches relevant to project goals.
  
  

Minimum Qualifications

• Master’s degree in computer engineering, electrical engineering, computer science, or a closely related field, or equivalent combined education and experience.
• Five years of relevant experience.
• Proficiency in RTL design using VHDL or Verilog.
• Proficiency with scripting languages such as Python or TCL.
• Proficiency with FPGA EDA tools such as AMD Xilinx Vivado or Intel Altera Quartus, including synthesis, implementation, and timing closure.
• Experience interfacing directly with FPGA hardware, power supplies, and other test instrumentation.
• Willingness and eligibility to apply for and maintain a Top Secret security clearance. Eligibility for this clearance requires U.S. citizenship. Current SECRET clearance or higher is a plus.
  
  

Preferred Qualifications

• Seven or more years of relevant experience.
• Current Secret security clearance or higher.
• Experience applying large language model assisted design to FPGAs or implementing AI or machine learning workloads on FPGAs using AMD Vitis AI or Intel Altera FPGA AI Suite.
• Knowledge of FPGA architecture and device primitives, including AMD Xilinx Zynq, Virtex-7, UltraScale , or Versal devices, or comparable Intel Altera devices.
• Contributions to or experience with open-source EDA tools such as Google Project X-Ray, VTR or VPR, RapidSmith, or TORC.
• Demonstrated use of revision-control systems such as Git or Mercurial in a multi-user project environment.
  
  

The annual base salary range for this position is $115,000 to $140,000. When extending an offer of employment, the University of Southern California considers factors such as, but not limited to, the scope and responsibilities of the position, the candidate’s work experience, education and training, key skills, internal peer equity, federal, state, and local laws, contractual stipulations, grant funding, and external market and organizational considerations.

Why Work at ISI

• Work on exciting and engaging projects with real-world impact.
• Contribute across the full project lifecycle in a small-team environment.
• Enjoy a workplace that supports a quality work-life balance.
• Access opportunities for top-tier university education for you and your children.
• Receive comprehensive benefits, from medical coverage to matched retirement contributions.
  
  

Minimum Education: Master's degree Addtional Education Requirements Combined experience/education as substitute for minimum education Minimum Experience: 5 years Minimum Skills: Knowledge of one or more relevant programming languages (e.g., Python, C , Goolang). Experience with Linux. Experience with Virtual LAN and/or Virtual Extensible LAN. Experience with Melanox Switches. Experience with SDN programming. Experience with Ansible, Bash and Nagios. Experience with Prometheus. Familiarity with and Simple Network Management Protocol. Experience with applicable IT protocols (e.g., Border Gateway Protocol, Secure Shell, Transport Layer Security). Experience with iptables and Network File System. Preferred Education: Master's degree Preferred Experience: 7 years Preferred Skills: Proven leadership ability. Experience in a university environment. Experience with artificial intelligence, very large-scale integration design, machine learning, deep learning (e.g., TensorFlow, PyTorch, HuggingFace), and Dockerization.

Job ID REQ20182082 Posted Date 10/22/2026

Apply

Current employees apply here

SHARE

• Facebook
• X
• LinkedIn
• Email
  
  

Related Content

• Mission Statement
  
  

USC’s central mission is the development of human beings and society as a whole through the cultivation and enrichment of the human mind and spirit. Learn More July 28, 2025 Mission & Values Blog - Hub Page Related Content

• Our Communities
  
  

Rooted in LA, USC partners with local communities to uplift education, well-being, and opportunity across Southern California. Learn More July 28, 2025 Culture & Community Blog - Hub Page Related Content

• USC Today
  
  

Explore the latest stories of impact, innovation, and Trojan spirit shaping USC and the world beyond. Learn More July 28, 2025 USC News Blog - Hub Page Related Content

Jobs for You

• Featured Jobs
• Saved Jobs
• Viewed Jobs
• FPGA Design Engineer Arlington, Virginia
• Senior FPGA Design Engineer Arlington, Virginia
• Research Computer Scientist, Reconfigurable Computer Architecture Arlington, Virginia
• Career Advisor Los Angeles, California
  
  

No Saved Jobs.

View All Jobs

No Recently Viewed Jobs.

View All Jobs

Sign Up for Job Alerts

Don't see what you're looking for? Sign up and we'll notify you when new roles become available.

Job Alerts

Don't see what you’re looking for? Sign up and we'll notify you when roles become available. All fields are required.

First name*

Last name*

Email address*

Interested InSelect a Job Category OR School/Division from the list of options. Finally, click "Add" to create your job alert.

Job CategorySelect a Job CategoryAcademic AdvisingAcademic Advising and Career CounselingAccounting, Finance and BankingAdministrationAdministrative SupportAuxiliary ServicesBiomedicalBusiness and Financial ManagementChild Care ServicesClinical AdministrationComplianceData AnalysisDentistryDevelopment and FundraisingEnvironmental Health and SafetyFacilities ManagementFacilities Management and ConstructionFacultyFaculty and TeachingFaculty DevelopmentGeneticsGrants Administration & Sponsored ProgramsHealth and Medical ServicesHuman ResourcesInformation TechnologyInformation Technology Database AdministrationInformation Technology ServicesInstitutional Research and PlanningKeck Medicine of USCLaboratoryLaboratory and ResearchMarketing and EventsNursingNursing ServicesOther Administrative PositionsPharmacyPhysician AssistantPostdoctoralPublic SafetyResearch and Clinical SupportResearch and Grants AdministrationSocial WorkSpeech TherapyStudent Support ServicesSupport ServicesTechnicianTherapy and RehabilitationUSC Job FamiliesWhen autocomplete results are available use up and down arrows to review and enter to select. Touch device users, explore by touch or with swipe gestures.

School/DivisionSelect OneKeck Medicine of USCKeck School of MedicineHerman Ostrow School of Dentistry of USCAuxiliary ServicesDornsife College of Letters, Arts and SciencesSol Price School of Public PolicyGould School of LawHerman Ostrow School of DentistryViterbi School of EngineeringMarshall School of BusinessFacilities Management ServicesHuman Resources, Ethics, and ComplianceAlfred E. Mann School of Pharmacy and Pharmaceutical SciencesUSC Credit UnionSchool of ArchitectureUniversity RelationsEnrollment ServicesKeck School of Medicine of USCAdministrative OperationsCapital ConstructionFinancial and Business ServicesSOWKSchool of Cinematic ArtsUniversity AdvancementAnnenberg School for Communication and JournalismBovard CollegeDworak-Peck School of Social WorkISIInformation Technology ServicesIovine and Young AcademyLeonard Davis School of GerontologyOffice of Research and InnovationRossier School of EducationStudent LifeAt USC Arcadia Hospital every team member of our 348-bed hospital strives to provide an exceptional patient experience while AthleticsCampus Support and InterventionCommunicationsESSENTIAL JOB FUNCTIONS AND CORE RESPONSIBILITIES

• Accountable to the unit Manager and/or the Director of the deparFacilities Planning and ManagementGlobal and Online InitiativesICTInstitute for Creative TechnologiesKaufman School of DanceLibrariesRoski School of Art and DesignThornton School of MusicUSC Dornsife College of Letters, Arts and SciencesUSC Keck School of Medicine
• Information Technology, Arlington, Virginia, United StatesRemove
  
  

Confirm Email

By signing up, I acknowledge I have read the USC privacy policy , and I wish to receive email and SMS

communications. I understand I can opt-out from receiving email and SMS communications at any time.

FPGA Design Engineer

Arlington, VA

Apply

Current employees apply here

Job ID REQ20182082 Category Information Technology

Helpful Information for Applicants

External Applicants Internal Applicants (Current USC Employees)

USC’s Information Sciences Institute (ISI), a unit of the university’s Viterbi School of Engineering, is a world leader in the research and development of advanced information processing, computing, communications, and artificial intelligence technologies. ISI’s faculty, professional staff, and graduate students conduct extraordinary information sciences research at locations in Arlington, Virginia; Marina del Rey, California; and Waltham, Massachusetts.

The Reconfigurable Computing Group at ISI develops computer architectures and design methods that make specialized hardware more adaptable, efficient, and trustworthy. Recent work combines FPGA prototyping, ASIC design, purpose-built electronic design automation tools, and hardware-software co-design to advance rapidly reconfigurable processing for RF sensing and communications, acceleration of fully homomorphic encryption, and hardware security and assurance. The group builds and evaluates working systems, develops the tools needed to program and verify them, and collaborates across disciplines to move research toward operational use.

We are seeking a highly talented and motivated FPGA Design Engineer interested in researching novel tools and techniques for assuring FPGA hardware. Working alongside senior research staff, the engineer will develop specialized FPGA designs to assess device functionality and state; work directly with FPGA hardware and laboratory instrumentation to measure, validate, and analyze device characteristics; augment commercial EDA tools; and advance open-source EDA software with new assurance capabilities.

This position is based in Arlington, VA. Hybrid work options are available

Job Responsibilities

• Design, implement, and verify specialized FPGA systems and RTL components in VHDL or Verilog to support hardware-assurance research.
• Use FPGA EDA tools to perform synthesis, implementation, timing analysis, timing closure, and device programming.
• Interface directly with FPGA hardware, power supplies, and other test instrumentation to collect measurements, validate behavior, and analyze device functionality and characteristics.
• Develop Python, TCL, and related scripts to automate design flows, testing, data collection, and analysis.
• Extend commercial and open-source EDA tools to implement and evaluate new FPGA-assurance capabilities.
• Collaborate with senior researchers to translate research concepts and project goals into implemented prototypes and independently developed system components.
• Document designs, methods, test results, and technical progress; contribute to sponsor reports, publications, presentations, and meetings with collaborators.
• Review technical implementations, share engineering best practices, and provide guidance or informal mentorship to junior team members as needed.
• Stay current with FPGA architectures, EDA methods, hardware-assurance research, and emerging AI-assisted design approaches relevant to project goals.
  
  

Minimum Qualifications

• Master’s degree in computer engineering, electrical engineering, computer science, or a closely related field, or equivalent combined education and experience.
• Five years of relevant experience.
• Proficiency in RTL design using VHDL or Verilog.
• Proficiency with scripting languages such as Python or TCL.
• Proficiency with FPGA EDA tools such as AMD Xilinx Vivado or Intel Altera Quartus, including synthesis, implementation, and timing closure.
• Experience interfacing directly with FPGA hardware, power supplies, and other test instrumentation.
• Willingness and eligibility to apply for and maintain a Top Secret security clearance. Eligibility for this clearance requires U.S. citizenship. Current SECRET clearance or higher is a plus.
  
  

Preferred Qualifications

• Seven or more years of relevant experience.
• Current Secret security clearance or higher.
• Experience applying large language model assisted design to FPGAs or implementing AI or machine learning workloads on FPGAs using AMD Vitis AI or Intel Altera FPGA AI Suite.
• Knowledge of FPGA architecture and device primitives, including AMD Xilinx Zynq, Virtex-7, UltraScale , or Versal devices, or comparable Intel Altera devices.
• Contributions to or experience with open-source EDA tools such as Google Project X-Ray, VTR or VPR, RapidSmith, or TORC.
• Demonstrated use of revision-control systems such as Git or Mercurial in a multi-user project environment.
  
  

The annual base salary range for this position is $115,000 to $140,000. When extending an offer of employment, the University of Southern California considers factors such as, but not limited to, the scope and responsibilities of the position, the candidate’s work experience, education and training, key skills, internal peer equity, federal, state, and local laws, contractual stipulations, grant funding, and external market and organizational considerations.

Why Work at ISI

• Work on exciting and engaging projects with real-world impact.
• Contribute across the full project lifecycle in a small-team environment.
• Enjoy a workplace that supports a quality work-life balance.
• Access opportunities for top-tier university education for you and your children.
• Receive comprehensive benefits, from medical coverage to matched retirement contributions.
  
  

Minimum Education: Master's degree Addtional Education Requirements Combined experience/education as substitute for minimum education Minimum Experience: 5 years Minimum Skills: Knowledge of one or more relevant programming languages (e.g., Python, C , Goolang). Experience with Linux. Experience with Virtual LAN and/or Virtual Extensible LAN. Experience with Melanox Switches. Experience with SDN programming. Experience with Ansible, Bash and Nagios. Experience with Prometheus. Familiarity with and Simple Network Management Protocol. Experience with applicable IT protocols (e.g., Border Gateway Protocol, Secure Shell, Transport Layer Security). Experience with iptables and Network File System. Preferred Education: Master's degree Preferred Experience: 7 years Preferred Skills: Proven leadership ability. Experience in a university environment. Experience with artificial intelligence, very large-scale integration design, machine learning, deep learning (e.g., TensorFlow, PyTorch, HuggingFace), and Dockerization.

Job ID REQ20182082 Posted Date 10/22/2026

Apply

Current employees apply here

USC’s Information Sciences Institute (ISI), a unit of the university’s Viterbi School of Engineering, is a world leader in the research and development of advanced information processing, computing, communications, and artificial intelligence technologies. ISI’s faculty, professional staff, and graduate students conduct extraordinary information sciences research at locations in Arlington, Virginia; Marina del Rey, California; and Waltham, Massachusetts.

The Reconfigurable Computing Group at ISI develops computer architectures and design methods that make specialized hardware more adaptable, efficient, and trustworthy. Recent work combines FPGA prototyping, ASIC design, purpose-built electronic design automation tools, and hardware-software co-design to advance rapidly reconfigurable processing for RF sensing and communications, acceleration of fully homomorphic encryption, and hardware security and assurance. The group builds and evaluates working systems, develops the tools needed to program and verify them, and collaborates across disciplines to move research toward operational use.

We are seeking a highly talented and motivated FPGA Design Engineer interested in researching novel tools and techniques for assuring FPGA hardware. Working alongside senior research staff, the engineer will develop specialized FPGA designs to assess device functionality and state; work directly with FPGA hardware and laboratory instrumentation to measure, validate, and analyze device characteristics; augment commercial EDA tools; and advance open-source EDA software with new assurance capabilities.

This position is based in Arlington, VA. Hybrid work options are available

Job Responsibilities

• Design, implement, and verify specialized FPGA systems and RTL components in VHDL or Verilog to support hardware-assurance research.
• Use FPGA EDA tools to perform synthesis, implementation, timing analysis, timing closure, and device programming.
• Interface directly with FPGA hardware, power supplies, and other test instrumentation to collect measurements, validate behavior, and analyze device functionality and characteristics.
• Develop Python, TCL, and related scripts to automate design flows, testing, data collection, and analysis.
• Extend commercial and open-source EDA tools to implement and evaluate new FPGA-assurance capabilities.
• Collaborate with senior researchers to translate research concepts and project goals into implemented prototypes and independently developed system components.
• Document designs, methods, test results, and technical progress; contribute to sponsor reports, publications, presentations, and meetings with collaborators.
• Review technical implementations, share engineering best practices, and provide guidance or informal mentorship to junior team members as needed.
• Stay current with FPGA architectures, EDA methods, hardware-assurance research, and emerging AI-assisted design approaches relevant to project goals.
  
  

Minimum Qualifications

• Master’s degree in computer engineering, electrical engineering, computer science, or a closely related field, or equivalent combined education and experience.
• Five years of relevant experience.
• Proficiency in RTL design using VHDL or Verilog.
• Proficiency with scripting languages such as Python or TCL.
• Proficiency with FPGA EDA tools such as AMD Xilinx Vivado or Intel Altera Quartus, including synthesis, implementation, and timing closure.
• Experience interfacing directly with FPGA hardware, power supplies, and other test instrumentation.
• Willingness and eligibility to apply for and maintain a Top Secret security clearance. Eligibility for this clearance requires U.S. citizenship. Current SECRET clearance or higher is a plus.
  
  

Preferred Qualifications

• Seven or more years of relevant experience.
• Current Secret security clearance or higher.
• Experience applying large language model assisted design to FPGAs or implementing AI or machine learning workloads on FPGAs using AMD Vitis AI or Intel Altera FPGA AI Suite.
• Knowledge of FPGA architecture and device primitives, including AMD Xilinx Zynq, Virtex-7, UltraScale , or Versal devices, or comparable Intel Altera devices.
• Contributions to or experience with open-source EDA tools such as Google Project X-Ray, VTR or VPR, RapidSmith, or TORC.
• Demonstrated use of revision-control systems such as Git or Mercurial in a multi-user project environment.
  
  

The annual base salary range for this position is $115,000 to $140,000. When extending an offer of employment, the University of Southern California considers factors such as, but not limited to, the scope and responsibilities of the position, the candidate’s work experience, education and training, key skills, internal peer equity, federal, state, and local laws, contractual stipulations, grant funding, and external market and organizational considerations.

Why Work at ISI

• Work on exciting and engaging projects with real-world impact.
• Contribute across the full project lifecycle in a small-team environment.
• Enjoy a workplace that supports a quality work-life balance.
• Access opportunities for top-tier university education for you and your children.
• Receive comprehensive benefits, from medical coverage to matched retirement contributions.
  
  

Minimum Education: Master's degree Addtional Education Requirements Combined experience/education as substitute for minimum education Minimum Experience: 5 years Minimum Skills: Knowledge of one or more relevant programming languages (e.g., Python, C , Goolang). Experience with Linux. Experience with Virtual LAN and/or Virtual Extensible LAN. Experience with Melanox Switches. Experience with SDN programming. Experience with Ansible, Bash and Nagios. Experience with Prometheus. Familiarity with and Simple Network Management Protocol. Experience with applicable IT protocols (e.g., Border Gateway Protocol, Secure Shell, Transport Layer Security). Experience with iptables and Network File System. Preferred Education: Master's degree Preferred Experience: 7 years Preferred Skills: Proven leadership ability. Experience in a university environment. Experience with artificial intelligence, very large-scale integration design, machine learning, deep learning (e.g., TensorFlow, PyTorch, HuggingFace), and Dockerization.

Job ID REQ20182082 Posted Date 10/22/2026

Apply

Current employees apply here