Demo

Silicon Design Package Engineer - Tech M

Saransh Inc
Santa Clara, CA Contractor
POSTED ON 12/12/2025
AVAILABLE BEFORE 6/9/2026
Role: Silicon Design Package Engineer

Location:Santa Clara, CA

This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies

Tools & Knowledge

Mentor/Siemens and Cadence tools (especially for Package Layout Automation - PLA).

Technical Expertise

Multi-layer package design experience.

Understanding of substrate manufacturing Design Rules and Assembly Rules.

Familiarity with SIPI (Signal Integrity & Power Integrity) Rules.

Flip-chip package design concepts

Hourly Wage Estimation for Silicon Design Package Engineer - Tech M in Santa Clara, CA
$48.00 to $57.00
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Silicon Design Package Engineer - Tech M?

Sign up to receive alerts about other jobs on the Silicon Design Package Engineer - Tech M career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$70,684 - $92,141
Income Estimation: 
$81,231 - $101,523
Income Estimation: 
$87,337 - $118,253
Income Estimation: 
$85,859 - $102,536
Income Estimation: 
$110,340 - $133,143
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Saransh Inc

  • Saransh Inc Jersey, NJ
  • Role: ForgeRock Engineer (Java Expert) Location: Jersey City, NJ – 5 Days onsite ONLY W2 Candidates should have min 5 years of onsite experience, Tier 1 ba... more
  • 12 Days Ago

  • Saransh Inc Triangle, NC
  • Role: Oracle Fusion Tax with OneSource experience Location: Research Triangle Park, NC (4 days a week onsite) Job Type: Contract Must Have Skills Oracle Fu... more
  • 12 Days Ago

  • Saransh Inc Merrimack, NH
  • Job Title: Business Intelligence (BI) Analyst – Tableau Primary Skill: Business Intelligence Skill Cluster: Data & BI Tools | Data & Cloud Technologies Req... more
  • 12 Days Ago

  • Saransh Inc Alpharetta, GA
  • Role: Senior Network Engineer Location: Hybrid Onsite – Alpharetta, GA (3–4 days onsite) Preference: Local candidates only Overview Seeking a Senior Networ... more
  • 12 Days Ago


Not the job you're looking for? Here are some other Silicon Design Package Engineer - Tech M jobs in the Santa Clara, CA area that may be a better fit.

  • Galactic Minds INC Santa Clara, CA
  • Job Title – Silicon Design Package Engineer Location – Santa Clara, CA (Onsite) Duration – Long term Job Description: This role is highly specialized in se... more
  • 10 Days Ago

  • SRI Tech Solutions Inc. Santa Clara, CA
  • This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies. ... more
  • 1 Month Ago

AI Assistant is available now!

Feel free to start your new journey!