Demo

Staff Design Verification Engineer

Renesas
Chandler, AZ Full Time
POSTED ON 10/30/2026
AVAILABLE BEFORE 10/29/2028

Job Description

Renesas is seeking an experienced Staff Verification Engineer. As mixed-mixed signal verification engineer you will be responsible for the verification and modeling of mixed-signal Automotive power management devices, including PMICs, switching regulators, and related analog IP. You will work closely with design, systems, validation, and CAD teams to drive successful development, integration, and sign-off of complex mixed-signal power chips.

Key Responsibilities

• Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs

• Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)

• Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces

• Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies

• Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners

• Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs

• Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques

• Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions

• Create and maintain comprehensive verification documentation, test plans, and coverage metrics


Qualifications

• MS or PhD in Electrical Engineering, Computer Engineering, or related field  

•8 years of experience in mixed-signal or analog circuit verification

• Deep understanding of all aspects of mixed-signal verification environment architecture and implementation

• Hands-on experience with Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration

• Proficiency in RTL and behavioral simulation tools (e.g., Spectre, Xcelium)

• Strong understanding of Gate-Level Simulation (GLS) flows and ability to set up and debug GLS simulations

• Proven expertise debugging both analog blocks (switched-mode regulators, LDO, bandgap, reference circuits) and digital RTL

• Experience with automotive PMIC or power management IC design and verification

• Proficiency in Verilog, SystemVerilog, and/or SPICE-based languages

• Solid understanding of verification methodologies: UVM, assertions, coverage-driven verification

• Experience interfacing with multiple verification domains: functional, post-silicon, ATE test correlation

• Excellent problem-solving and debugging skills with strong analytical mindset

• Leadership and mentoring experience


Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Salary.com Estimation for Staff Design Verification Engineer in Chandler, AZ
$124,535 to $142,111
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Staff Design Verification Engineer?

Sign up to receive alerts about other jobs on the Staff Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Renesas

  • Renesas Tempe, AZ
  • Job Description Responsibilities: Lead package technology development and NPI execution, including R&D activities, coordination with global OSAT partners f... more
  • Just Posted

  • Renesas Chandler, AZ
  • Job Description Job Summary: We are looking for an experienced Staff Mask Design Engineer to join a highly skilled layout organization working on Analog an... more
  • Just Posted

  • Renesas Chandler, AZ
  • Job Description We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next-generation semiconductor m... more
  • Just Posted

  • Renesas Chandler, AZ
  • Job Description We are seeking a Senior Staff Analog Engineer to drive the architectural evolution of our PMIC and mixed-signal product lines. This high-im... more
  • Just Posted


Not the job you're looking for? Here are some other Staff Design Verification Engineer jobs in the Chandler, AZ area that may be a better fit.

  • Renesas Electronics Chandler, AZ
  • Job Description Renesas is seeking an experienced Staff Verification Engineer. As mixed-mixed signal verification engineer you will be responsible for the ... more
  • 8 Days Ago

  • Cirrus Logic Chandler, AZ
  • For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challe... more
  • 14 Days Ago

AI Assistant is available now!

Feel free to start your new journey!