Demo

Analog Mixed-Signal Design Engineer

OMNIVISION
Santa Clara, CA Full Time
POSTED ON 6/9/2026
AVAILABLE BEFORE 8/9/2026
Job Title: Analog Mixed-Signal Design Engineer
 
Job Duties: 
 
  • Design, develop, and characterize embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR, PLL, etc.
  • Design and debug RTL level signal synchronization, clock tree and conduct cross domain clock designs. 
  • Evaluate and characterize the circuit performance under various conditions such as process variation and mismatches, power supply change, high/low working temperature, noise and crosstalk.
  • Perform analysis of circuits’ performance degradation and signal integrity drop due to layout induced parasitic effects based on simulations with extracted post-layout circuit netlist.
  • Work closely with system and test engineers to develop high speed interface, package/board, and system clocks in image sensor and bridge chip products.
  • Conduct Layout design and support.  Get involved into layout optimizations for high speed or high precision performance directly.  Use Cadence analog design/layout flow and spice/spectre MDL simulations.
  • Perform transistor level integrated circuit design and simulation. Develop clock generator and distribution tree circuits with low jitter and low duty-cycle distortion.  Perform transistor level design of serializer circuit which works up to Gbps data rate within process and temperature corners.  Design accurate analog biasing and reference circuit for IO links.  Characterize the IO links circuit performance under non-ideal environment (high power supply noise, crosstalk, process variation and mismatches). Use software: Cadence Virtuoso, Cadence Spectre simulator and AFS simulators.
  • Cooperate with other circuit designer to solve problems and issues discovered on system level. Assist top-level circuit designer in checking register settings, power and ground layout routing and connections between blocks of the certain circuit.
  • Debug and design change solutions on signal integrity, EMI/RFI., ESD/latch up issues.  Develop the floor-plan of IO link that is friendly to signal-integrity. Develop and improve ESD circuit on the IC chip to pass industry ESD standards.
  • Perform necessary data analysis on simulation results. Write design documents to record design review, updated information, knowledge and lesson learned from projects.
 
Requirements:
 
Master’s degree or foreign equivalent degree in Electrical Engineering, Electronic Circuits & Systems, or a related field.
 
Require one year of experience as an Analog Design Engineer.
 
Must possess the following experience:
  • Experience in researching and developing with embedded MIPI C/D-PHY transmitter circuit.
  • Expertise in programming using Python, perl, scilab and Cshell;
  • Experience with EDA tools such as Cadence Virtuoso, Cadence Simvision, Cadence Layout in circuit design;
  • Experience in RTL level functional block behavioral verification;
  • Experience in using Hspice, Spectre to build-up analog circuit test bench to perform transistor level simulation on analog/mixed-signal circuits.
  • Experience in using EDA tools such as EZwave, Cadence Viva to check the simulation result, plot eye-diagram and evaluate circuit performance.
  • Experience with chip test instruments such as oscilloscope, function generator, power supply and network analyzer;
  • Experienced with high-speed circuit layout support.
 
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.

Salary : $156,853 - $160,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Analog Mixed-Signal Design Engineer?

Sign up to receive alerts about other jobs on the Analog Mixed-Signal Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$75,633 - $93,991
Income Estimation: 
$92,295 - $114,898
Income Estimation: 
$87,186 - $106,215
Income Estimation: 
$101,213 - $124,848
Income Estimation: 
$90,267 - $107,792
Income Estimation: 
$90,926 - $113,495
Income Estimation: 
$102,148 - $116,687

Sign up to receive alerts about other jobs with skills like those required for the Analog Mixed-Signal Design Engineer.

Click the checkbox next to the jobs that you are interested in.

  • Brand Management Skill

    • Income Estimation: $126,194 - $181,510
    • Income Estimation: $131,137 - $174,711
  • Branding Skill

    • Income Estimation: $119,945 - $165,570
    • Income Estimation: $128,327 - $171,691
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at OMNIVISION

  • OMNIVISION Santa Clara, CA
  • Description Overview : Responsible for the design development and characterization of embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR, ... more
  • 6 Days Ago

  • OMNIVISION Santa Clara, CA
  • OMNIVISION is a leading developer of advanced digital imaging solutions. They provide a diverse culture that works together on the development of cutting-e... more
  • 6 Days Ago

  • OMNIVISION Santa Clara, CA
  • Description Responsibilities: Research new image and color processing or computer vision techniques and technologies for digital camera systems Design and ... more
  • 7 Days Ago

  • OMNIVISION Santa Clara, CA
  • Description Overview : Responsible for design, development, and refinement of Multi-Gbps PAM4 SerDes IP. Design and debug experience on RTL level signal sy... more
  • 8 Days Ago


Not the job you're looking for? Here are some other Analog Mixed-Signal Design Engineer jobs in the Santa Clara, CA area that may be a better fit.

  • Intel Santa Clara, CA
  • Job Details Job Description: The Group: Intel's Advanced Design Foundational IP Organization (AD-FIP) within Design Technology Platform (DTP) focuses on pa... more
  • 4 Days Ago

  • OMNIVISION Santa Clara, CA
  • Description Overview : Responsible for the design development and characterization of embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR, ... more
  • 19 Days Ago

AI Assistant is available now!

Feel free to start your new journey!