Demo

Senior Digital Verification Engineer

NXP Semiconductors N.V.
Chandler, AZ Full Time
POSTED ON 8/31/2026
AVAILABLE BEFORE 9/30/2026
Job Title: Senior Digital Verification Engineer

Primary Location: Chandler, Arizona, USA

Role Summary: The Advanced Power Systems group within NXP's Power and Energy Business Line is seeking a Senior Digital Verification Engineer to develop next-generation Power Management ICs (PMICs) for automotive and industrial applications. This role will lead digital verification from architecture review through verification signoff, ensuring functionality, quality, reliability, and compliance.

Job Responsibility:
  • Lead digital verification activities and drive successful project execution from planning through signoff.
  • Define verification plans, methodologies, environments, regressions, coverage goals, and signoff criteria.
  • Review product requirements, architecture specifications, microarchitecture, interfaces, and implementation plans.
  • Develop and maintain advanced verification environments using SystemVerilog, UVM, VIPs, scoreboards, monitors, checkers, and assertions.
  • Create directed and constrained-random test scenarios to validate functionality, performance, robustness, and corner-case behavior.
  • Define, implement, and analyze functional, code, and assertion coverage; drive coverage closure and signoff.
  • Apply SystemVerilog Assertions (SVA), formal verification methodologies, and regression analysis to identify and resolve issues.
  • Verify PMIC digital control, telemetry, diagnostics, safety, power sequencing, fault management, communication interfaces, and embedded control functions.
  • Deliver verification collateral including test plans, environments, assertions, regressions, coverage reports, metrics, milestones, and requirements traceability.
  • Drive methodology improvements, automation, reuse, and productivity while mentoring junior engineers and collaborating across global teams.

Job Qualification:
  • BSEE with 8 years, MSEE with 5 years, or PhD with 3 years of semiconductor industry experience.
  • Strong understanding of digital design fundamentals, FSMs, CDC, reset architecture, low-power design, and SoC integration.
  • Expertise in Verilog, SystemVerilog, UVM/OVM, and class-based verification methodologies.
  • Strong knowledge of constrained-random, coverage-driven verification, regression automation, and verification signoff.
  • Hands-on experience developing testbenches, drivers, monitors, scoreboards, assertions, and reusable verification IP.
  • Experience with SystemVerilog Assertions (SVA), formal verification techniques, and low-power verification methodologies such as UPF/CPF.
  • Knowledge of industry-standard protocols including AMBA, I C, SPI, UART, CAN, LIN, DDR, and PCIe.
  • Proficiency in Python, Perl, and UNIX/Linux shell scripting for automation.
  • Familiarity with FPGA, emulation, or prototyping platforms such as HAPS, Palladium, or Zebu is a plus.
  • Understanding of PMIC architectures and power management concepts is highly desirable.
  • Experience using AI/LLM-based technologies to improve engineering productivity is a plus.
  • Strong analytical, debugging, problem-solving, communication, leadership, mentoring, and cross-functional collaboration skills.

NXP Introduction:

NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets.

For more information, please visit our website ;br>
Career Development Opportunities

Bright Minds. Bright Futures.

We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills.

Visit our careers website for more job information.

Commitment At NXP.

We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Diversity, Equality and Inclusion | NXP Semiconductors

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

Salary.com Estimation for Senior Digital Verification Engineer in Chandler, AZ
$131,323 to $147,512
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Senior Digital Verification Engineer?

Sign up to receive alerts about other jobs on the Senior Digital Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at NXP Semiconductors N.V.

  • NXP Semiconductors N.V. Austin, TX
  • Locations available: San Diego and San Jose, California or Austin, Texas NXP is searching for a hands-on AI Compiler Engineer who thrives at the convergenc... more
  • 1 Day Ago

  • NXP Semiconductors N.V. Austin, TX
  • Job Title: Digital IP Principal Verification Engineer Primary Location: Austin (Oakhill, Office) Role Summary: Responsible for defining Design Verification... more
  • 1 Day Ago

  • NXP Semiconductors N.V. Austin, TX
  • The future starts here! Are you ready to join NXP in Package Innovation? The Package Innovation organization is responsible for the design of new packaging... more
  • 1 Day Ago

  • NXP Semiconductors N.V. Austin, TX
  • Primary Responsibilities: The candidate(s) selected will be responsible for performing scheduled and unscheduled maintenance in the ATMC Metrology Equipmen... more
  • 1 Day Ago


Not the job you're looking for? Here are some other Senior Digital Verification Engineer jobs in the Chandler, AZ area that may be a better fit.

  • Renesas Electronics Chandler, AZ
  • Company Description Renesas is seeking an experienced Sr Principal Verification Engineer to lead the verification efforts for our Automotive PMIC (Power Ma... more
  • 7 Days Ago

  • Renesas Electronics Chandler, AZ
  • Company Description Job Description As a mixed signal verification engineer, you will be responsible for the verification and modeling of mixed-signal powe... more
  • 2 Months Ago

AI Assistant is available now!

Feel free to start your new journey!