Demo

Design Verification Engineer

Meta
Sunnyvale, CA Full Time
POSTED ON 11/9/2025
AVAILABLE BEFORE 12/8/2025
Reality Labs focuses on delivering Meta's vision through AI-first devices that leverage our wearable technologies. The compute performance and power efficiency requirements require custom silicon. We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable Meta’s Wearable devices that blend our real and virtual worlds throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms.

Design Verification Engineer Responsibilities:

  • Define and implement verification plans, and build test benches for block, IP, sub-system, and SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team

Minimum Qualifications:

  • 2 years of hands-on experience in SystemVerilog/UVM methodology or C/C based verification
  • 2 years experience in block/IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments

Preferred Qualifications:

  • Experience with revision control systems like Mercurial(Hg), Git or SVN
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
  • Experience in development of Universal Verification Methodology (UVM) based verification environments from scratch
  • Experience verifying ARM/RISC-V based sub-systems and SoCs
  • Experience verifying CPU/GPU designs
  • Experience in one or more of the following areas: SystemVerilog Assertions (SVA), Formal, and Emulation
  • Track record of 'first-pass success' in Application-Specific Integrated Circuit (ASIC) development cycle

About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.

$114,000/year to $166,000/year bonus equity benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Salary : $114,000 - $166,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Design Verification Engineer?

Sign up to receive alerts about other jobs on the Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
Income Estimation: 
$77,439 - $91,585
Income Estimation: 
$104,754 - $125,215
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Meta

Meta
Hired Organization Address Washington, DC Full Time
We are building a governance, risk, and compliance function to enable our company to build products that can withstand r...
Meta
Hired Organization Address Washington, DC Full Time
Cross-Meta Security’s mission is to protect the company, our community, and their data while empowering safe innovation....
Meta
Hired Organization Address Rayville, LA Full Time
Meta is seeking an experienced On-Site Building Management System (BMS) Quality Manager to join our Data Center Design, ...
Meta
Hired Organization Address Prineville, OR Full Time
The Site Operations team is responsible for the delivery of data center compute and storage at Meta, enabling our family...

Not the job you're looking for? Here are some other Design Verification Engineer jobs in the Sunnyvale, CA area that may be a better fit.

ASIC/SOC Digital Verification Engineer

Verification Partner Inc, Santa Clara, CA

Senior Design Verification Engineer

Quest Global, Sunnyvale, CA

AI Assistant is available now!

Feel free to start your new journey!