Demo

Design Verification Engineer

Lensa
Redmond, WA Full Time
POSTED ON 11/16/2025
AVAILABLE BEFORE 12/15/2025
Lensa is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. Lensa does not hire directly for these jobs, but promotes jobs on LinkedIn on behalf of its direct clients, recruitment ad agencies, and marketing partners. Lensa partners with DirectEmployers to promote this job for Meta Inc. Clicking "Apply Now" or "Read more" on Lensa redirects you to the job board/employer site. Any information collected there is subject to their terms and privacy notice.

Summary

Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state-of-the-art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms. As a Design Verification Engineer at Meta Reality Labs, you will work with an industry-leading group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP or System on Chip (SoC) implementations. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs or SoCs.

Required Skills

Design Verification Engineer Responsibilities:

  • Work with researchers and architects defining verification plans for each of the different core IP
  • Define and track detailed test plans for the different modules and top levels
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Minimum Qualifications

Minimum Qualifications:

  • Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
  • 2 years ASIC development cycle industry experience
  • 2 years of hands-on experience in Verilog, SystemVerilog, C/C based verification and UVM methodology
  • 2 years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Preferred Qualifications

Preferred Qualifications:

  • Experience with low power design
  • Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs
  • Experience with revision control systems like Mercurial(Hg), Git or SVN
  • Master's degree in Computer Science, Computer Engineering, or a related field
  • Experience in development of UVM based verification environments from scratch
  • Experience working across and building relationships with cross-functional design, model and emulation teams

Public Compensation

$114,000/year to $166,000/year bonus equity benefits

Industry: Internet

Equal Opportunity

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.

If you have questions about this posting, please contact support@lensa.com

Salary : $114,000 - $166,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Design Verification Engineer?

Sign up to receive alerts about other jobs on the Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$170,210 - $214,735
Income Estimation: 
$147,544 - $187,671
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$110,316 - $137,631
Income Estimation: 
$110,316 - $137,631
Income Estimation: 
$137,294 - $170,650
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Lensa

Lensa
Hired Organization Address Cheyenne, WY Full Time
Lensa is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. Lensa doe...
Lensa
Hired Organization Address Cheyenne, WY Full Time
Lensa is the leading career site for job seekers at every stage of their career. Our client, Sharecare, is seeking profe...
Lensa
Hired Organization Address Pierre, SD Full Time
Lensa is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. Lensa doe...
Lensa
Hired Organization Address Pierre, SD Full Time
Lensa is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. Lensa doe...

Not the job you're looking for? Here are some other Design Verification Engineer jobs in the Redmond, WA area that may be a better fit.

Design Verification Engineer

Apex Systems, Redmond, WA

AI Assistant is available now!

Feel free to start your new journey!