Demo

ASIC Formal Verification Intern

Groq
Palo Alto, CA Intern
POSTED ON 11/28/2025 CLOSED ON 12/26/2025

What are the responsibilities and job description for the ASIC Formal Verification Intern position at Groq?

Winter 2026 (January - April) Internship - full-time

Mission: This position will focus on formal verification of Groq’s next generation hardware. Through this work term, the successful candidate will work alongside experienced engineers to help verify complex digital designs using formal verification techniques and tools. You will be involved in tasks ranging from setting up formal verification environments, running automated checks, debugging formal proofs, and supporting the integration of formal verification tools into the overall verification flow.

Responsibilities & Opportunities In This Role

  • Formal Verification Tasks: Assist in using formal verification tools to verify the correctness of digital designs (RTL, gate-level).
  • Tool Setup and Automation: Support the automation of formal verification workflows and tool integration into the broader verification environment.
  • Debugging & Bug Isolation: Investigate and debug verification failures, helping to isolate the root cause of issues in the design.
  • Documentation and Reporting: Document test cases, verification results, and issues, and communicate progress effectively to the team.
  • Collaboration: Work closely with hardware design, RTL verification, and software teams to align formal verification tasks with other verification efforts.

Ideal Candidates Have/are

  • Experience with System Verilog or Verilog design language, SVA as a plus
  • Understanding of ASIC design flows for verificationProficiency in at least one programming language such as: tcl, Python, C , etc.
  • Strong analytical skills and attention to detail when debugging complex issues
  • Excellent written and verbal communication skills
  • Preferred nice-to-have skills:
    • Formal Verification Fundamentals: Familiarity with formal verification concepts such as model checking, equivalence checking, and assertion-based verification
    • Formal Verification Tool Experience: Hands-on experience with formal verification tools like Cadence Jasper(JasperGold), Synopsys VC Formal, or similar tools
  • Must be authorized to work in the United States or Canada
Why Join Us

  • Purposeful Hiring: You’re not here by accident, and neither is anyone else. Every teammate is handpicked with intention because who we build with matters.
  • Builders Wanted: You’re not just riding the rocket ship, you’re building it. Your work directly shapes the trajectory of our company.
  • Mission-Driven Work: We’re here to make a real impact. Our mission fuels everything we do.
  • Tackling Hard Problems: If easy isn’t your thing, you’re in the right place. We solve some of the most complex and exciting challenges in our space.
  • Excellence Is The Standard: High performance isn’t just encouraged, it’s the baseline. And it’s contagious.

If this sounds like you, we’d love to hear from you!

Compensation: The US pay range for our technical internships is $30-$50 / per hour. The US pay range for our non-technical internships is $30-$40 / per hour. Individual compensation will be commensurate with the candidate’s qualifications and experience, country of internship and aligned with Groq’s internal leveling guidelines and benchmarks.

This position may require access to technology and/or information subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). To comply with these requirements, candidates for this role must meet certain citizenship or residency criteria. Specifically, they must qualify as U.S. Persons for export control purposes (i.e., U.S. citizen, U.S. lawful permanent resident (Green Card holder), or a protected individual under 8 U.S.C.

  • 1324b(a)(3) such as a refugee or asylee), or otherwise be eligible for an applicable export license.

Salary : $30 - $50

Formal Verification Engineer
HIKINEX -
Palo Alto, CA
Formal Design Verification Engineer
ACL Digital -
San Jose, CA
Formal Verification Staff Engineer
AMD -
Santa Clara, CA

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a ASIC Formal Verification Intern?

Sign up to receive alerts about other jobs on the ASIC Formal Verification Intern career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$104,606 - $124,147
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$73,120 - $92,318
Income Estimation: 
$91,158 - $113,466
Income Estimation: 
$91,158 - $113,466
Income Estimation: 
$119,470 - $150,512
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
This job has expired.
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other ASIC Formal Verification Intern jobs in the Palo Alto, CA area that may be a better fit.

  • Meta Sunnyvale, CA
  • Meta is hiring ASIC Formal Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Formal Verificat... more
  • 5 Days Ago

  • Verification Partner Inc Santa Clara, CA
  • Company Description Verification Partner Inc is a fabless semiconductor company based in Sunnyvale, United States. We specialize in Design & Verification s... more
  • 26 Days Ago

AI Assistant is available now!

Feel free to start your new journey!