Demo

Sr. ATE Test Engineer

Ferric, Inc.
Santa Clara, CA Full Time
POSTED ON 10/25/2026
AVAILABLE BEFORE 12/15/2026
About Ferric, Inc.

Ferric is a technology startup based in New York City that is pioneering an entirely new approach to power delivery for Integrated Circuits and Electronic Assemblies. This approach leverages Ferric’s integration of thin-film magnetic inductors with CMOS technology to enable a significant improvement in the integration density and efficiency of voltage regulators (VRs) compared with current commercially available technologies.

About The Role

  • As a Ferric IC Test Engineer, you will gain exposure to the full product-life of Ferric’s ICs by working with a diverse cross-functional team including IC designers, test & application engineers, engineering vendors, the fab, and our customers. Your primary responsibilities will be to take full ownership of ATE testing and characterizing Ferric’s mixed-signal ICs, including creating ATE test plans, developing ATE production and characterization test programs for package level, and Known Good Die (KGD) testing. You will also support IC product qualification and production testing by our engineering vendors as ICs are productized. The position requires a strong background in mixed-signal IC testing, experience with ATE programming and standard circuit test lab equipment, object-oriented programming, and data-analysis skills. Applicants should be self-motivating and possess excellent problem-solving and analytical skills, as well as excellent oral and written communication skills with the ability to work well and contribute on a team.

What You'll Do

  • Work with IC design and test teams to create and review test plans and test cases, including providing recommendations for DFT & TFQ, test & debug visibility, etc
  • Design and development of ATE HW
  • Develop ATE test program of KGD, and package level testing of Ferric’s PMIC devices
  • Support and execute product qualification
  • Bench-level testing, characterization, and debug of full ICs and IC sub-systems as required
  • Drive engineering vendors for IC product qualification and production testing, including coordination of bench- & wafer-level tests, yield improvement, and test cost reductions
  • Interface with customers to review IC test measurement data and procedures
  • Assist with failure and root cause analysis

Qualifications

  • Education: Bachelor’s or Master’s Degree in EE
  • Industry Experience: 3 years ATE experience
  • Solid knowledge of ATE test program development, and equipment such as Agilent 93K and testing of Power Management IC’s
  • KGD testing experience
  • Experience executing qualification plan
  • Self-motivated, possessing a willingness to learn and grow with the position, and able to take on full ownership of finding engineering solutions
  • Excellent communication skills and effectively able to share information with others, including Ferric customers
  • Strong problem-solving skills, with solid understanding of mixed-signal IC design and test
  • Strong desire to grow and take on new challenges
  • Programming Languages: Python
  • Lab experience with the following equipment: Oscilloscope, Digital Multimeter (DMM), Source Measure Unit (SMU), DC Power Supply Unit (PSU), Electronic Load, Spectrum Analyzer, Opal Kelly, etc
  • Knowledge of DC-DC power-converters/regulators (Buck, Boost, LDO, etc)
  • Experience with PCB design and assembly, including component selection, soldering, etc

Preferred/Plus Skills And Experience

  • Education: Master’s Degree in EE
  • Experience with statistical data analysis of IC production data, including parametric correlation analysis, yield, and quality improvement, etc

Location:

  • Silicon Valley, CA

Other

  • Salary range: $135K- 170K competitive equity offering and comprehensive benefits package

Salary : $135,000 - $170,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Sr. ATE Test Engineer?

Sign up to receive alerts about other jobs on the Sr. ATE Test Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$104,692 - $122,242
Income Estimation: 
$128,874 - $152,513
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Sr. ATE Test Engineer jobs in the Santa Clara, CA area that may be a better fit.

  • asteralabs San Jose, CA
  • Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosy... more
  • 1 Month Ago

  • Ayar Labs San Jose, CA
  • Sr. Engineer, Optical Test & Automation Location: San Jose, CA office Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As ... more
  • 1 Month Ago

AI Assistant is available now!

Feel free to start your new journey!