Demo

SerDes Lead Designer

Celero Communications
Irvine, CA Full Time
POSTED ON 5/22/2026
AVAILABLE BEFORE 6/18/2026

About the job


Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure. We are looking for a SerDes Lead Designer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI.


Preferred Location - On-Site at our Irvine, CA HQ

Alternate Location - San Jose, California; Vancouver, British Columbia; Ottawa, Ontario


Candidate will have the opportunity to architect and design SerDes for next generation transceivers.


What You Will Do:


  • Define architecture, specifications, and circuit topologies for next-generation SerDes
  • Overview development of system-level modelling, with behavioral models (e.g., MATLAB, SystemVerilog, Verilog-A) to analyze link budgets, equalization strategies and jitter budgeting
  • Design high-performance analog/mixed-signal circuits in advanced node technologies
  • Develop and overview the design of critical blocks including RX/TX equalization (CTLE, DFE), High-speed PLLs, Phase interpolators, DLLs, TDCs
  • Implement digitally assisted analog circuits, background calibration, and adaptive loops to improve Power, Performance, Area
  • Oversee physical layout to minimize parasitics, device stress, electromigration and process variation impacts
  • Overview of the analysis of Signal Integrity and Power Integrity to achieve system-defined targets
  • Lead lab validation, debugging and characterization of SerDes IPs within our state-of-the-art lab
  • Correlate silicon measurements with simulated data, and lead performance optimization in the system environment


What You Will Bring:


  • Master’s degree and/or PhD in Electrical Engineering or related fields with 10 years of relevant experience in SerDes design
  • Proven record of taking high-speed SerDes design to tape-out and volume production
  • Experience in lab bring-up, characterization, and debugging designs that reach out production
  • Must have extensive experience with advanced node technologies (16nm/12nm, 7nm, 5nm, 3nm, 2nm processes)
  • Prior experience in cross-functional interaction to deliver IP and ensuring seamless integration in SOCs
  • Strong communication and documentation skills

Salary : $170,000 - $250,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a SerDes Lead Designer?

Sign up to receive alerts about other jobs on the SerDes Lead Designer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$68,346 - $86,637
Income Estimation: 
$90,632 - $119,010
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$222,110 - $256,974
Income Estimation: 
$224,976 - $270,947
Income Estimation: 
$205,834 - $254,869
Income Estimation: 
$242,530 - $287,120
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Celero Communications

  • Celero Communications Irvine, CA
  • About the Job Celero Communications is building next‑generation coherent DSP integrated circuits for high‑performance optical networking. We are seeking a ... more
  • 11 Days Ago


Not the job you're looking for? Here are some other SerDes Lead Designer jobs in the Irvine, CA area that may be a better fit.

  • Rivian Irvine, CA
  • About Rivian Rivian is on a mission to keep the world adventurous forever. This goes for the emissions-free Electric Adventure Vehicles we build, and the c... more
  • 17 Days Ago

  • MediaTek Irvine, CA
  • Job Description Develop advanced algorithm and architecture for high speed electrical / optical SerDes. Model the algorithm in Matlab / Python / C for perf... more
  • 17 Days Ago

AI Assistant is available now!

Feel free to start your new journey!