What are the responsibilities and job description for the Sr. Principal Product Engineer position at Cadence Design Systems Inc?
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This position presents an exciting opportunity within Cadence's Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you'll collaborate closely with R&D, Application Engineering & product marketing teams to help drive the development of advanced chip design software tools. Your responsibilities will include:
Minimum Qualifications:
This position presents an exciting opportunity within Cadence's Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you'll collaborate closely with R&D, Application Engineering & product marketing teams to help drive the development of advanced chip design software tools. Your responsibilities will include:
- Provide place-and-route expertise to both Cadence customers and internal development teams
- PPA benchmarking on customer and foundry test cases
- Evaluate impact of new features on PPA
- Be a liaison for new features between customer/foundry and R&D development teams
- Develop point solutions with scripting
- Data mining and analysis to uncover PPA limiting issues and identify optimization opportunities
Minimum Qualifications:
- A Bachelor or Master's degree in EE/CS or equivalent major (Masters level preferred)
- A minimum of 10 years of hands on experience with any industry standard place-and-route tools (7 years with Master Degree)
- A good understanding of the RTL-GDSII flow
- A good understanding of the PDK and DK collaterals
- Firm understanding of Timing and power analysis
- Good scripting skills
- Must be legally eligible to work in the US