Demo

Sr. Engineer, Systems Modeling

Ayar Labs
San Jose, CA Full Time
POSTED ON 11/4/2025
AVAILABLE BEFORE 12/3/2025
Location: San Jose, CA (on site)

Ayar Labs is pioneering the next generation of optical interconnect technology. We're seeking a highly motivated Modeling Engineer to join our System Modeling Team and play a pivotal role in shaping the future of transceiver architectures. As a key contributor, you will drive the development and refinement of our cutting-edge link modeling tools, collaborate closely with our analog mixed-signal (AMS) and silicon photonics design teams, and leverage your expertise to optimize transceiver performance and predict manufacturing outcomes through advanced simulation techniques.

Essential Functions

  • Optimize Transceiver Architectures: Partner with chip designers to refine and enhance transceiver architectures for optimal performance and manufacturability.
  • Model Development: Develop and maintain behavioral models for analog and mixed-signal circuits using Verilog-A to support system-level simulations.
  • Advance Link Modeling Infrastructure: Contribute your technical skills to the ongoing development and enhancement of our proprietary link modeling tools.
  • Lead Simulation Efforts: Execute and analyze Monte Carlo simulations on our Slurm cluster to predict manufacturing yields and establish robust component specifications.
  • Refine Simulation Parameters: Maintain and update parameter distributions within our Monte Carlo simulation framework to ensure accuracy and relevance.
  • Analyze and Correlate Data: Apply statistical analysis to correlate simulation results with real-world measurements, driving continuous improvement.
  • Provide Expert Guidance: Offer link modeling support and expertise to AMS and optics design groups, facilitating the simulation of next-generation transceiver architectures.
  • Set Component Specifications: Establish precise specifications for photonic and electronic transceiver components based on your insightful link modeling studies.

Basic Qualifications

  • Master's degree in Optics/Photonics, Physics, Computer Science, Electrical Engineering, or a related field.
  • 2 years of demonstrated experience in electrical engineering or a closely related field.
  • Comprehensive understanding of high-speed electrical and/or optical links.
  • In-depth knowledge of high-speed electrical links, optical transceivers, silicon photonic devices, and optical test/measurement methodologies.
  • Strong background in signal processing principles and techniques.
  • Proficiency in behavioral modeling using languages such as Verilog-A, including knowledge of design methodologies for mixed-signal simulation.
  • Familiarity with Ethernet standards and electrical link standards (e.g., PCIe5/6, JESD204c).
  • Prior experience in the design and simulation of PIC components, large-scale integrated systems, or optical transceiver products would be a significant asset.
  • Hands-on experience with Slurm clusters and the ability to parallelize large-scale workloads.
  • Strong proficiency in Python for scientific computing and data analysis.
  • Knowledge with modern version control systems (e.g., Git).
  • Exceptional problem-solving and analytical abilities.
  • Meticulous attention to detail and commitment to accuracy.
  • Ability to thrive both independently and as part of a collaborative team.
  • Excellent communication and interpersonal skills to effectively convey technical concepts.

Salary range: $150,000-$192,000

Note To Recruiters

Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don’t send candidates to Ayar Labs, and do not contact our managers.

About Ayar Labs

At Ayar Labs we’re about to revolutionize computing by moving data with light. We’re unleashing processing power for artificial intelligence, high performance computing, cloud and telecommunications by removing the bottlenecks created by today’s electrical I/O -- making it possible to continue scaling computing system performance. Ayar Labs is the first to deliver an optical I/O solution that combines in-package optical I/O chiplets and multi-wavelength remote light sources to replace traditional electrical I/O. This silicon photonics-based I/O solution enables chips to communicate with each other from millimeters to kilometers, to deliver orders of magnitude improvements in latency, bandwidth density, and power consumption.

With our strong collaborations with industry leaders and government, our deep ties to MIT and UC Berkeley, and our commitment to hiring the best engineers in photonics and electronics, joining our team gives you the opportunity to collaborate with renowned experts on challenging, paradigm-shifting work.

We are passionate about delivering in-package optical I/O at scale, leveraging the strength of our patent portfolio and our team of leading interdisciplinary experts. We believe that deep cross-collaboration between teams facilitated by honest, open debate is the best way to drive innovation and achieve big wins. Join our team and experience the possibilities.

Resources

Executives from Intel and GLOBALFOUNDRIES share their thoughts on Ayar Labs and the promise of in-package optical I/O (video)

Ayar Labs in the News and Recent announcements

LinkedIn and Twitter

Ayar Labs is an Affirmative Action/Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, sex, national origin, race, color, ethnicity, creed, religion, gender identity, sexual orientation, disability, veteran status, or any other characteristic protected by law. It is the policy of Ayar Labs to provide reasonable accommodation when requested by a qualified applicant or employee with a disability, unless such accommodation would cause an undue hardship. Veterans are more than welcome and encouraged to apply.

Salary : $150,000 - $192,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Sr. Engineer, Systems Modeling?

Sign up to receive alerts about other jobs on the Sr. Engineer, Systems Modeling career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$110,730 - $135,754
Income Estimation: 
$128,617 - $162,576
Income Estimation: 
$117,033 - $148,289
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$136,611 - $163,397
Income Estimation: 
$135,163 - $163,519
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$150,859 - $181,127
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$169,825 - $204,021
Income Estimation: 
$166,631 - $195,636
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$181,083 - $218,117
Income Estimation: 
$73,784 - $86,677
Income Estimation: 
$90,372 - $103,622
Income Estimation: 
$61,825 - $80,560
Income Estimation: 
$90,032 - $105,965
Income Estimation: 
$85,996 - $102,718
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Ayar Labs

Ayar Labs
Hired Organization Address San Jose, CA Full Time
Location: San Jose (on-site) Ayar Labs is seeking a skilled Optical Engineer to join our Packaging Team and drive the de...
Ayar Labs
Hired Organization Address San Jose, CA Full Time
Senior Engineer - Photonics Module Reliability Location: San Jose (on-site required) We are seeking a highly skilled and...
Ayar Labs
Hired Organization Address San Jose, CA Full Time
Engineer, Embedded Firmware Location: San Jose, CA (on-site) Ayar Labs is revolutionizing the world of optical interconn...
Ayar Labs
Hired Organization Address San Jose, CA Full Time
Location: San Jose (on-site) The ASIC Physical Design Engineer is responsible for the physical design and integration of...

Not the job you're looking for? Here are some other Sr. Engineer, Systems Modeling jobs in the San Jose, CA area that may be a better fit.

Sr. Systems Engineer - Modeling & Data

280 Earth, Palo Alto, CA

Performance Modeling/Verification Engineer

Sunrise Systems, Inc., Santa Clara, CA

AI Assistant is available now!

Feel free to start your new journey!