SIPI Architect for High-Speed SerDes

Summary

In this position, you will work with the team that develops SoCs. In this high-impact role, you will define and own the end-to-end signal and power integrity strategy for cutting-edge high speed SerDes. You will be responsible for ensuring robust interconnect performance from silicon to system. This position requires deep expertise in leading-edge SerDes technologies (224G ), modern interconnect protocols, and system-level co-design.

Description

As the SIPI Architect, you will define and own the end-to-end signal and power integrity architecture for high-speed SerDes interconnects. You will guide technical direction across various teams, lead system-level trade-off analyses, and ensure design robustness through advanced modeling and validation.

Responsibilities

• Define and own the end-to-end SIPI (Signal and Power Integrity) architecture and strategy for cutting-edge high-speed SerDes links.
• Drive the technical direction and build consensus across cross-functional teams, including circuit design, packaging, system hardware, and validation, to deliver robust interconnect solutions.
• Lead system-level trade-off analysis to optimize interconnect performance, power, and cost across silicon, package, and system levels.
• Influence Apple's technology roadmap by providing expert guidance on future interconnect technologies, advanced packaging, and system-level co-design.
• Ensure robust interconnect design and performance by overseeing comprehensive modeling, simulation (statistical and time-domain), and silicon correlation.
• Develop and champion next-generation SIPI methodologies and best practices to guide design and analysis.
  
  

Preferred Qualifications

• MS or PhD in Electrical Engineering or a related field with 10 years of relevant industry experience.
• Deep expertise in system-level SIPI for high-speed SerDes (112G/224G and beyond).
• Proven experience architecting solutions for high-performance interconnects using standards such as Ethernet, PCIe, UAL and CXL.
• Expert in end-to-end channel modeling and link budget analysis, including statistical (e.g., COM) and time-domain simulation.
• In depth understanding of SerDes TX/RX equalization techniques, clocking and power delivery trade-offs.
• Experience leading cross-functional teams and driving technical consensus across silicon architecture, circuit design, packaging and system hardware groups.
• Experience designing interconnects for large-scale systems such as those in data center or high-performance computing (HPC) environments.
• Familiarity with emerging interconnect technologies, including co-packaged optics (CPO), and advanced packaging (e.g., 2.5D/3D integration).
• Familiarity with system-level power integrity (PDN) and thermal co-design for large-scale, high-power ASICs.
  
  

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Apple accepts applications to this posting on an ongoing basis.