Demo

Silicon Design Verification Engineer

Altera
San Jose, CA Full Time
POSTED ON 9/25/2025
AVAILABLE BEFORE 11/10/2025
Job Details

Job Description:

  • Performs functional logic verification of an IP and/or subsystem to ensure design will meet specification requirements.
  • Develops FPGA IP verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications. Executes verification plans and defines and runs system simulation models to verify the FPGA design and uncover bugs.
  • Replicates, root causes, and debugs issues in the pre-silicon environment.
  • Finds and implements corrective measures to resolve failing tests.
  • Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features. May also collaborate with systems and software engineers to support integration testing of the FPGA.
  • Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
  • Maintains and improves existing functional verification infrastructure and methodology.
  • Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$210k - $280k USD

Qualifications

  • BS in Electrical Engineering, Computer Science or related field.
  • 8 years of experience in design verification in IP or subsystem
  • Demonstrated knowledge of System Verilog and UVM. Formal and emulation is a plus.
  • Proven ability to have done the full verification lifecycle from testplans, environment ownership, coverage closure and bug tracking etc.

Job Type

Regular

Shift

Shift 1 (United States of America)

Primary Location:

San Jose, California, United States

Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Salary : $210,000 - $280,000

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Silicon Design Verification Engineer?

Sign up to receive alerts about other jobs on the Silicon Design Verification Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$74,832 - $90,893
Income Estimation: 
$86,835 - $106,101
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$85,996 - $102,718
Income Estimation: 
$111,859 - $131,446
Income Estimation: 
$110,457 - $133,106
Income Estimation: 
$105,809 - $128,724
Income Estimation: 
$122,763 - $145,698
Income Estimation: 
$131,953 - $159,624
Income Estimation: 
$169,825 - $204,021
Income Estimation: 
$166,631 - $195,636
Income Estimation: 
$162,237 - $199,353
Income Estimation: 
$181,083 - $218,117
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Altera

Altera
Hired Organization Address San Jose, CA Full Time
Job Details Job Description: The Senior Human Resources Business Partner is a strategic role that focuses on aligning HR...
Altera
Hired Organization Address San Jose, CA Full Time
Job Details Job Description: Altera is responsible for High-Speed Protocol IP development, which includes participating ...
Altera
Hired Organization Address San Jose, CA Full Time
Job Details Job Description: Join Altera as an Oracle EPM Planning Architect! As an Oracle EPM Planning Architect, you w...
Altera
Hired Organization Address San Jose, CA Full Time
Job Details Job Description: About The Job Join Altera, a pioneer in programmable logic solutions, where innovation meet...

Not the job you're looking for? Here are some other Silicon Design Verification Engineer jobs in the San Jose, CA area that may be a better fit.

Silicon Design Verification Engineer

Advanced Micro Devices, Inc, San Jose, CA

Silicon Design Verification Engineer

Advanced Micro Devices, Inc, Santa Clara, CA

AI Assistant is available now!

Feel free to start your new journey!