Demo

FPGA Silicon Design Engineer

altera
United, CA Full Time
POSTED ON 4/20/2026
AVAILABLE BEFORE 6/19/2026
Job Details: Job Description: About Altera At Altera™, our independence as the world’s largest pure-play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry-leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry. About the Role Join Altera as an FPGA Silicon Design Engineer focused on RTL design. In this role, you will be responsible for developing high-quality logic designs and RTL implementations for next-generation FPGA products. You will collaborate cross-functionally with architecture, verification, and physical design teams to deliver robust, high-performance silicon solutions. This position plays a critical role in enabling scalable, power-efficient FPGA architectures used across a wide range of applications. Key Responsibilities Develop logic design, register transfer level (RTL) coding, and simulation for FPGA components including cell libraries, functional units, IP blocks, and subsystems. Participate in defining architecture and microarchitecture features of assigned design blocks. Create prototypes, simulate models, and define system requirements for new designs. Prepare and design logic diagrams and RTL code to implement system design and test specifications. Deliver software models to support device-level bring-up, including functionality, timing, and power characteristics. Apply RTL implementation techniques to meet power, performance, and area (PPA) goals in partnership with physical design teams. Review verification plans and ensure proper implementation to validate design features. Debug failing RTL tests, identify root causes, and implement corrective actions to ensure design correctness. Salary Range The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $149,100 - $215,925 USD We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations. Qualifications: Minimum Qualifications Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, Math, or related field and 8 years of industry experience in FPGA or ASIC design. 8 years of experience in RTL design and coding using SystemVerilog and/or Verilog for complex digital systems. 8 years of experience with programming/scripting languages such as Python for design automation, modeling, or verification support. 8 years of experience in hardware design concepts including logic design, finite state machines, control units, processor subsystems, and network-on-chip (NoC) architectures. 8 years of experience using industry-standard front-end design tools and flows, including synthesis, static timing analysis (STA), linting (e.g., SpyGlass), and power domain methodologies. 8 years of experience collaborating with cross-functional teams (verification, physical design) to achieve power, performance, and area (PPA) targets. Preferred Qualifications Knowledge of Network-on-Chip (NoC) architectures and control processors. Experience contributing to silicon bring-up or post-silicon validation. Experience or knowledge in FPGA configuration controllers Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.

Salary : $149,100 - $215,925

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a FPGA Silicon Design Engineer?

Sign up to receive alerts about other jobs on the FPGA Silicon Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at altera

  • altera San Jose, CA
  • Job Details Job Description: We are seeking a highly motivated and experienced Product Owner/Business Analyst to join our team for the implementation of an... more
  • 1 Day Ago

  • altera San Jose, CA
  • Job Details Job Description: We are seeking an experienced Senior Static Timing Analysis (STA) Developer to architect, design, and optimize next‑generation... more
  • 1 Day Ago

  • altera San Jose, CA
  • Job Details Job Description: About Altera At Altera, we are shaping the future of programmable logic by delivering high-performance, power-efficient FPGA s... more
  • 1 Day Ago

  • altera San Jose, CA
  • Job Details Job Description: We’re looking for someone who knows their tech and knows how to treat people. As our VIP IT Support specialist, you’ll provide... more
  • 1 Day Ago


Not the job you're looking for? Here are some other FPGA Silicon Design Engineer jobs in the United, CA area that may be a better fit.

  • Altera San Jose, CA
  • Job Details Job Description: About Altera At Altera™, our independence as the world’s largest pure-play FPGA solutions provider gives us the focus, speed, ... more
  • 10 Days Ago

  • Jobs via Dice Bastrop, TX
  • SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today... more
  • 15 Days Ago

AI Assistant is available now!

Feel free to start your new journey!