SoC Performance & Power Management Feature Enablement Lead

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

THE ROLE:

We are seeking a highly motivated and experienced SoC Performance and Power Management Feature Enablement Lead to drive feature optimization, validation, and enablement across pre- and post-silicon phases for cutting-edge SoC designs. In this role, you will own driving the development, and enablement of performance and power management (PPM) features, facilitating and leading collaboratively across architecture, design, validation, and software teams. You will play a critical role in ensuring the product achieves industry-leading performance-per-watt efficiency while meeting reliability goals

THE PERSON:

• Strong leadership and organizational skills to drive cross-functional initiatives.
• Effective communication skills to articulate complex technical concepts to diverse teams.
• Innovative mindset to identify and implement cutting-edge power-saving techniques.
• Ability to prioritize tasks and manage multiple projects in a fast-paced environment.

KEY RESPONSIBILITIES:

• Drive the definition of performance & power management features such as Dynamic Voltage and Frequency Scaling (DVFS), clock/power gating, retention modes, and thermal management.
• Lead pre- and post-silicon bring-up and validation of performance and power-related features, including power gating, DVFS, and low-power states.
• Drive characterization and optimization of power consumption across PVT (Process, Voltage, Temperature) corners by collaborating with PEO including FT/SLT platform analysis.
• Drive the debug and resolve silicon-level power and performance discrepancies in collaboration with cross-functional teams.
• Drive the definition and execution of power measurement methodologies and validation against pre-silicon projections.
• Work with firmware and software teams to enable and optimize power management features on production hardware.
• Drive innovation and implementation of power management features to achieve best-in-class power efficiency for the target market segment.
• Ensure seamless enablement of PMM features from design through silicon validation, firmware integration, and system-level deployment.
• Collaborate with software teams to ensure proper driver and OS integration of power management features.
• Analyze workloads and define power policies for idle and active states to maximize energy efficiency.
• Drive PMM features debug and facilitate technical experts to provide guidance to internal and external stakeholders.
• Drive product OPN definitions by working with performance attainment leadership team, to meet competitive goals of the product. 

PREFERRED EXPERIENCE:

• Extensive experience in SoC design, validation, or power optimization, with a focus on pre- and post-silicon power management.
• In-depth knowledge of power management techniques, including DVFS, clock/power gating, retention states, and thermal management.
• Strong expertise in pre-silicon power modeling, estimation tools, and methodologies.
• Experience with silicon bring-up, validation, and debug, including lab measurements and analysis tools such as oscilloscopes, logic analyzers, and power meters.
• Familiarity with industry standards for power intent (UPF/CPF) and low-power design flows.
• Strong analytical and debugging skills, with experience in root cause analysis for power/performance issues.
• Proven ability to collaborate across architecture, design, firmware, and software teams.
• Hands-on experience with power-aware design and verification tools (e.g., PowerArtist, Spyglass Power).
• Knowledge of operating systems, firmware, and driver integration for power management features.
• Familiarity with AI, automotive, or IoT use cases and their unique power challenges.
• Experience with machine learning techniques for power optimization is a plus.

ACADEMIC CREDENTIALS:  

• Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.

LOCATION:

• Austin, TX

#LI-IA1

#LI-Hybrid

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.