Demo

CAD/ EDA 3D Methodology Design Engineer

Advanced Micro Devices, Inc
San Jose, CA Full Time
POSTED ON 9/9/2025
AVAILABLE BEFORE 7/7/2026


WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_




THE ROLE:

We are looking for an accomplished Silicon Design Development Engineer with expertise in Physical Design, CAD, and EDA methodologies for System-on-Chip (SoC) and 3D designs. This senior role involves leading efforts to develop and enhance methodologies, tools, and workflows that ensure efficient and high-quality silicon delivery.

 

KEY RESPONSIBILITIES::

  • Lead the design and implementation of advanced physical design methodologies for SoC and 3D designs across multiple projects.
  • Conduct evaluations of EDA tools to optimize workflows in areas such as floor planning, placement, timing closure, and signal integrity analysis.
  • Drive process improvements by developing robust scripts in Tcl, Python, or PERL for automation.
  • Provide technical leadership in design reviews and champion best practices for compliance with industry standards.
  • Identify and implement innovative design techniques to optimize performance, area, and power efficiency.
  • Mentor junior engineers and contribute to their professional growth and development.
  • Stay abreast of industry trends and contribute to the strategic direction of CAD and design methodologies within the organization.

 

REQUIRED EXPERIENCE:

  • Bachelor’s degree or higher in Electrical Engineering, Computer Engineering, or a related field.
  • 15 years of experience in physical design methodologies, particularly for SoC and/or 3D designs.
  • Extensive experience with EDA tools (Cadence, Synopsys, Mentor Graphics) for advanced design tasks.
  • Deep understanding of digital design concepts, including deep submicron technology impact.
  • Expert in CAD flows, including place and route, signal integrity analysis, and timing closure.
  • Advanced scripting proficiency in TCL, Python, PERL, or similar languages for automation and tool integration.


PREFERRED EXPERIENCE:

  • Master’s degree or higher in Electrical Engineering, Computer Engineering, or a related field.
  • Experience with cutting-edge technologies, including machine learning or AI applications in physical design.
  • Knowledge of advanced packaging technologies and implementation methodologies.
  • Strong leadership capabilities with experience managing cross-functional teams and projects.
  • Excellent communication and interpersonal skills to facilitate collaboration.
  • Contributions to relevant technical conferences or journals in silicon design.
  •  

 ACADEMIC CREDENTIALS:

  • Bachelor’s or Master’s degree in related discipline preferred

LOCATION :  San Jose, CA

 

#LI-SL#




Benefits offered are described:  AMD benefits at a glance.

 

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a CAD/ EDA 3D Methodology Design Engineer?

Sign up to receive alerts about other jobs on the CAD/ EDA 3D Methodology Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$60,778 - $75,025
Income Estimation: 
$73,120 - $92,318
Income Estimation: 
$73,120 - $92,318
Income Estimation: 
$91,158 - $113,466
Income Estimation: 
$91,158 - $113,466
Income Estimation: 
$119,470 - $150,512
Income Estimation: 
$119,470 - $150,512
Income Estimation: 
$137,126 - $185,302
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Advanced Micro Devices, Inc

Advanced Micro Devices, Inc
Hired Organization Address Austin, OR Full Time
WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry...
Advanced Micro Devices, Inc
Hired Organization Address Colorado, CO Full Time
WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry...
Advanced Micro Devices, Inc
Hired Organization Address Bellevue, WA Full Time
WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry...
Advanced Micro Devices, Inc
Hired Organization Address Boxborough, MA Full Time
WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry...

Not the job you're looking for? Here are some other CAD/ EDA 3D Methodology Design Engineer jobs in the San Jose, CA area that may be a better fit.

SoC Physical Design Engineer, Methodology

American Nano Society, Cupertino, CA

Sr. Physical Design Methodology Engineer, Annapurna Labs

Amazon Web Services (AWS), Cupertino, CA

AI Assistant is available now!

Feel free to start your new journey!