Demo

ASIC Design-for-Test (DFT)

Accord Technologies Inc
San Jose, CA Full Time
POSTED ON 4/14/2026
AVAILABLE BEFORE 10/6/2026
Role: Lead ASIC DFT Engineer

Location: San Jose, CA

Work Setup: Remote, PST time zone

Nbr of openings: 4 positions.

Visa type: Any Visa who can work in PST time zone

Position type: W2 or C2C

Mandatory Skills

DFT Architecture definition. – Must

Full chip / Sub system level DFT activities – Must

Scan & compression (EDT) implementation

LBIST implementation and verification – any BIST exp

Coverage improvements (Spyglass work)

ATPG

Experience Required

  • 10 years of hands-on experience in ASIC Design-for-Test (DFT)

Role Summary

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues.

Key Skills Required

  • Strong hands-on ASIC DFT experience with end-to-end ownership
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug
  • Experience with Synopsys, Cadence, and Siemens/Mentor EDA tools
  • Strong background in scan insertion, scan chain stitching, ATPG setup, simulation, debug, and DRC analysis
  • MBIST implementation and verification; SMS experience preferred
  • Tessent/SSN experience preferred
  • Strong understanding of PLLs, RTL design, synthesis, LEC, and physical design flows
  • Post-silicon debug and silicon bring-up experience

I Need Skill Metrics On

TCL, PERL, or Python scripting experience is highly preferred

  • DFT Architecture
  • Scan & compression(EDT) implementation
  • LBIST implementation and verification
  • Coverage improvements (Spyglass work)
  • ATPG sims - timing & no timing.
  • Full chip / Sub system level DFT activities.

Please prioritize this requirement and send relevant profiles at the earliest possible opportunity.

Thank you, and I look forward to your quick support.

Salary.com Estimation for ASIC Design-for-Test (DFT) in San Jose, CA
$79,957 to $97,626
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a ASIC Design-for-Test (DFT)?

Sign up to receive alerts about other jobs on the ASIC Design-for-Test (DFT) career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$49,118 - $61,709
Income Estimation: 
$54,807 - $71,603
Income Estimation: 
$73,800 - $91,103
Income Estimation: 
$89,966 - $112,616
Income Estimation: 
$95,407 - $122,738
Income Estimation: 
$103,114 - $138,258
Income Estimation: 
$86,891 - $130,303
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Job openings at Accord Technologies Inc

  • Accord Technologies Inc Jackson, MS
  • Cloud Application Governance and Transition Consultant Location: Jackson, MS Contract Duration: 12 months extendable Work Location: Hybrid Position type: C... more
  • 14 Days Ago

  • Accord Technologies Inc Jackson, MS
  • Senior Java ESB Architect Location: Jackson, MS Duration: 12 months Position type: Contract Job Description Looking for Senior Fuse Architect with a strong... more
  • 14 Days Ago

  • Accord Technologies Inc Batesburg, SC
  • Job Title: Manufacturing Test Engineer Location: Batesburg, SC Visa: USC/GC Work Mode: Onsite We are looking for an enthusiastic self-motivated Manufacturi... more
  • 14 Days Ago

  • Accord Technologies Inc Piscataway, NJ
  • Senior Business Analyst (Insurance/TPA background in Health, Annuity and Life) Location: Piscataway, NJ (Hybrid 3 days a week from day 1) Duration upto Dec... more
  • 14 Days Ago


Not the job you're looking for? Here are some other ASIC Design-for-Test (DFT) jobs in the San Jose, CA area that may be a better fit.

  • Cisco San Jose, CA
  • The application window is expected to close on: 03/10/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applic... more
  • 13 Days Ago

  • Cisco Systems San Jose, CA
  • Director, ASIC Design-For-Test Product and Engineering 2009544 Remote Job Description The application window is expected to close on: 03/10/2026 Job postin... more
  • 1 Month Ago

AI Assistant is available now!

Feel free to start your new journey!