Demo

Principal Design Engineer

31 MSI - (Marvell Semiconductor Inc.) US
Santa Clara, CA Other
POSTED ON 8/27/2025 CLOSED ON 1/22/2026

What are the responsibilities and job description for the Principal Design Engineer position at 31 MSI - (Marvell Semiconductor Inc.) US?

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact In this role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These chips implement advanced digital signal processing algorithms and protocol processing to meet demanding performance, speed, power and latency requirements of the interconnects that power the communication in AI clusters. What You Can Expect As a Principal Design Engineer, you will lead micro-architecture and RTL development and HW/SW co-design efforts working across multi-functional teams, in developing state-of-the-art designs for the up and coming connectivity product roadmap. Additional responsibilities will include, but not be limited to: • Responsible for micro-architecture design and development of DSP logic. • Working with Architects and Verification engineers to deliver develop complex, high performance and timing critical designs through all aspects of the front-end design flow (incl. timing closure and power optimization) What We're Looking For • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10 years of related professional experience. • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5 years of experience. • Strong understanding of Digital Signal Processing, Forward Error Correction codes and physical layer protocols through hands on prior experience. • Extensive experience in Verilog/SystemVerilog, Synthesis, STA, low power design, Spyglass and Quality checks of the implemented RTL for LINT, CDC. • Hands on experience in scripting language such as Perl/Python. • Proven track record of delivering production-quality designs on aggressive development schedules. • Domain expertise in 802.3 standards and Serdes design is a plus. Expected Base Pay Range (USD) 146,850 - 220,000, $ per annum The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions. Additional Compensation and Benefit Elements At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status. Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com. #LI-TM1 Join our talent community to hear about company news, job openings and events. Join our Talent Community! Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Recruitment fraud is a well-known way that third parties try to get personal information or to steal money from you. Please review Marvell’s guidance here to learn more on how you can protect yourself.

Hourly Wage Estimation for Principal Design Engineer in Santa Clara, CA
$65.00 to $79.00
If your compensation planning software is too rigid to deploy winning incentive strategies, it’s time to find an adaptable solution. Compensation Planning
Enhance your organization's compensation strategy with salary data sets that HR and team managers can use to pay your staff right. Surveys & Data Sets

What is the career path for a Principal Design Engineer?

Sign up to receive alerts about other jobs on the Principal Design Engineer career path by checking the boxes next to the positions that interest you.
Income Estimation: 
$110,316 - $137,631
Income Estimation: 
$137,294 - $170,650
Income Estimation: 
$77,439 - $91,585
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$104,754 - $125,215
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$134,206 - $155,125
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$171,024 - $193,943
Income Estimation: 
$206,482 - $238,005
This job has expired.
Employees: Get a Salary Increase
View Core, Job Family, and Industry Job Skills and Competency Data for more than 15,000 Job Titles Skills Library

Not the job you're looking for? Here are some other Principal Design Engineer jobs in the Santa Clara, CA area that may be a better fit.

  • Omni Design Technologies Milpitas, CA
  • Omni Design is looking for a dynamic Principal Applications Engineer with pre-sales and/or post-sales experience delighting customers. The ideal candidate ... more
  • 22 Days Ago

  • Cadence Design Systems SAN JOSE, CA
  • Senior Principal Product Engineer SAN JOSE Full time Posted Today R54204 At Cadence, we hire and develop leaders and innovators who want to make an impact ... more
  • 1 Month Ago

AI Assistant is available now!

Feel free to start your new journey!